OYSTER - A STUDY OF INTEGRATED-CIRCUITS AS 3-DIMENSIONAL STRUCTURES

被引:19
作者
KOPPELMAN, GM
WESLEY, MA
机构
关键词
D O I
10.1147/rd.272.0149
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:149 / 163
页数:15
相关论文
共 17 条
[1]   FINITE-ELEMENT ANALYSIS OF SEMICONDUCTOR-DEVICES - THE FIELDAY PROGRAM [J].
BUTURLA, EM ;
COTTRELL, PE ;
GROSSMAN, BM ;
SALSBURG, KA .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (04) :218-231
[2]   PROCESS DESIGN USING TWO-DIMENSIONAL PROCESS AND DEVICE SIMULATORS [J].
CHIN, D ;
KUMP, MR ;
LEE, HG ;
DUTTON, RW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (02) :336-340
[3]   OFFSET MASKS FOR LIFT-OFF PHOTOPROCESSING [J].
DOLAN, GJ .
APPLIED PHYSICS LETTERS, 1977, 31 (05) :337-339
[4]   GRIN - INTERACTIVE GRAPHICS FOR MODELING SOLIDS [J].
FITZGERALD, W ;
GRACER, F ;
WOLFE, R .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (04) :281-294
[5]  
GROSSMAN DD, 1976, AIM280 STANF U STANF
[6]   ANALYSIS OF DIMENSIONS AND TOLERANCES IN COMPUTER-AIDED MECHANICAL DESIGN [J].
HILLYARD, RC ;
BRAID, IC .
COMPUTER-AIDED DESIGN, 1978, 10 (03) :161-166
[7]   RD3D (COMPUTER-SIMULATION OF RESIST DEVELOPMENT IN 3 DIMENSIONS) [J].
JONES, F ;
PARASZCZAK, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (12) :1544-1552
[8]   ALGORITHM FOR PLANNING COLLISION-FREE PATHS AMONG POLYHEDRAL OBSTACLES [J].
LOZANOPEREZ, T ;
WESLEY, MA .
COMMUNICATIONS OF THE ACM, 1979, 22 (10) :560-570
[9]   CAPACITANCE MODELS FOR INTEGRATED-CIRCUIT METALLIZATION WIRES [J].
RUEHLI, AE ;
BRENNAN, PA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) :530-536
[10]   EFFICIENT CAPACITANCE CALCULATIONS FOR 3-DIMENSIONAL MULTICONDUCTOR SYSTEMS [J].
RUEHLI, AE ;
BRENNAN, PA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1973, MT21 (02) :76-82