Simultaneous temperature measurement of wafers in chemical mechanical polishing of silicon dioxide layer

被引:31
作者
Sugimoto, F
Arimoto, Y
Ito, T
机构
[1] Fujitsu Laboratories Ltd., Atsugi, 243-01
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1995年 / 34卷 / 12A期
关键词
CMP; polishing; temperature; polyurethane; groove; oxide layer; ILD;
D O I
10.1143/JJAP.34.6314
中图分类号
O59 [应用物理学];
学科分类号
摘要
The wafer temperature in chemical mechanical polishing (CMP) of silicon dioxide layers was measured. When the temperatures of both the polishing slurry and the polishing pad were controlled at 8 degrees C, the measured wafer temperatures were 10-20 degrees C. The temperature distribution affected the thickness of the polished oxide layer. When the wafer temperature was high, the oxide layer removal rate increased because of the increased reaction of the slurry with the oxide layer. It was clear that there was a linear relationship between the measured wafer temperature and the oxide layer removal rate. The effects of grooving several typical polishing pads for oxide layer polishing were investigated. It was found that grooves on the pad increased the uniformity of the removal of the oxide layer from the wafer.
引用
收藏
页码:6314 / 6320
页数:7
相关论文
共 20 条
[1]
Akamatsu K., 1992, Journal of the Japan Society of Precision Engineering, V58, P1855, DOI 10.2493/jjspe.58.1855
[2]
ALI I, 1994, SOLID STATE TECHNOL, V37, P63
[3]
COOK LM, 1990, J NONCRYSTALLINE SOL, V120, P160
[4]
DAWARI B, 1989, 1989 INT EL DEV M, P61
[5]
FURRY MA, 1995, SOLID STATE TECHNOL, V38, P47
[6]
ISHIMARU K, 1993, 1994 S VLSI TECHN, P97
[7]
KAANTA CW, 1991, 8TH P VLSI MULT INT, P144
[9]
PLANARIZATION OF DIELECTRICS USED IN THE MANUFACTURE OF VERY-LARGE-SCALE INTEGRATED-CIRCUITS [J].
MALIK, F ;
SOLANKI, R .
THIN SOLID FILMS, 1990, 193 (1-2) :1030-1037
[10]
MENDEL E, 1967, SEMICOND PROD SOLID, V10, P27