A JOSEPHSON LATCH-DECODER

被引：1

作者：

HANYU, I

SUZUKI, H

HASUO, S

YAMAOKA, T

机构：

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS | 1982年 / 21卷 / 01期

关键词：

D O I：

10.7567/JJAPS.21S1.307

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

引用

收藏

页码：307 / 310

页数：4

相关论文

共 10 条

[1] JOSEPHSON COMPUTER-TECHNOLOGY - IBM RESEARCH-PROJECT [J].

ANACKER, W .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :107-112

[2] POTENTIAL OF SUPERCONDUCTIVE JOSEPHSON TUNNELING TECHNOLOGY FOR ULTRAHIGH PERFORMANCE MEMORIES AND PROCESSORS [J].

ANACKER, W .

IEEE TRANSACTIONS ON MAGNETICS, 1969, MAG5 (04) :968-&

[3] COMPUTING AT 4-DEGREES-K [J].

ANACKER, W .

IEEE SPECTRUM, 1979, 16 (05) :26-37

[4] MODEL FOR A 15-NS 16K-RAM WITH JOSEPHSON JUNCTIONS [J].

BROOM, RF ;

GUERET, P ;

KOTYCZKA, W ;

MOHR, TO ;

MOSER, A ;

OOSENBRUG, A ;

WOLF, P .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) :690-699

[5] LOOP DECODER FOR JOSEPHSON MEMORY ARRAYS [J].

FARIS, SM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (04) :699-707

[6] FABRICATION PROCESS FOR JOSEPHSON INTEGRATED-CIRCUITS [J].

GREINER, JH ;

KIRCHER, CJ ;

KLEPNER, SP ;

LAHIRI, SK ;

WARNECKE, AJ ;

BASAVAIAH, S ;

YEN, ET ;

BAKER, JM ;

BROSIOUS, PR ;

HUANG, HCW ;

MURAKAMI, M ;

AMES, I .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (02) :195-205

[7] ELEMENTARY LOGIC CIRCUIT EMPLOYING SUPERCONDUCTING JOSEPHSON TUNNELING GATES [J].

HENKELS, WH .

IEEE TRANSACTIONS ON MAGNETICS, 1974, MA10 (03) :860-863

[8]

IMAMURA T, 1981, IEEE T MAGN, V17

[9] SOME SYSTEM IMPLICATIONS OF A JOSEPHSON COMPUTER-TECHNOLOGY [J].

MARCUS, MJ .

PROCEEDINGS OF THE IEEE, 1981, 69 (04) :404-409

[10] NEW HIGH-RESISTIVITY THIN-FILM RESISTOR MATERIAL FOR JOSEPHSON LOGIC-CIRCUITS [J].

YAMADA, H ;

ISHIDA, A .

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1979, 16 (03) :875-877