A TESTABLE CMOS SYNCHRONOUS COUNTER

被引:3
作者
KATOOZI, M [1 ]
SOMA, M [1 ]
机构
[1] UNIV WASHINGTON,DEPT ELECT ENGN,SEATTLE,WA 98195
关键词
D O I
10.1109/4.5951
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1241 / 1248
页数:8
相关论文
共 12 条
[1]  
BENNETTS RG, 1984, DESIGN TESTABLE LOGI, P46
[2]  
BENNETTS RG, 1984, DESIGN TESTABLE LOGI, P136
[3]  
EICHELBERGER EB, 1978, J DES AUTOM FAULT, V2, P165
[4]  
FUJII R, 1986, SEP P INT TEST C, P480
[5]  
JAIN SK, 1983, 20TH P DES AUT C MIA, P64
[6]  
KOEPPE S, 1987, FEB ISSCC, P228
[7]  
MEAD C, 1980, VLSI DESIGN
[8]  
MUROGA S, 1982, VLSI SYSTEM DESIGN
[9]   FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED-CIRCUITS [J].
WADSACK, RL .
BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (05) :1449-1474
[10]   FAULT COVERAGE IN DIGITAL INTEGRATED-CIRCUITS [J].
WADSACK, RL .
BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (05) :1475-1488