共 12 条
[1]
BENNETTS RG, 1984, DESIGN TESTABLE LOGI, P46
[2]
BENNETTS RG, 1984, DESIGN TESTABLE LOGI, P136
[3]
EICHELBERGER EB, 1978, J DES AUTOM FAULT, V2, P165
[4]
FUJII R, 1986, SEP P INT TEST C, P480
[5]
JAIN SK, 1983, 20TH P DES AUT C MIA, P64
[6]
KOEPPE S, 1987, FEB ISSCC, P228
[7]
MEAD C, 1980, VLSI DESIGN
[8]
MUROGA S, 1982, VLSI SYSTEM DESIGN
[9]
FAULT MODELING AND LOGIC SIMULATION OF CMOS AND MOS INTEGRATED-CIRCUITS
[J].
BELL SYSTEM TECHNICAL JOURNAL,
1978, 57 (05)
:1449-1474
[10]
FAULT COVERAGE IN DIGITAL INTEGRATED-CIRCUITS
[J].
BELL SYSTEM TECHNICAL JOURNAL,
1978, 57 (05)
:1475-1488