EXPERIMENTAL-OBSERVATION OF AVALANCHE MULTIPLICATION IN CHARGE-COUPLED-DEVICES

被引：31

作者：

MADAN, SK

BHAUMIK, B

VASI, JM

机构：

[1] INDIAN INST TECHNOL,DEPT ELECT ENGN,NEW DELHI 110016,INDIA

[2] INDIAN INST TECHNOL,DEPT ELECT ENGN,BOMBAY 400076,INDIA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1983年 / 30卷 / 06期

关键词：

D O I：

10.1109/T-ED.1983.21191

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：694 / 699

页数：6

共 15 条

[1] CHARGE-COUPLED DEVICE STRUCTURES FOR VLSI MEMORIES [J].

CHATTERJEE, PK ;

TAYLOR, GW ;

TASCH, AF .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :871-881

[2] UNIFORM SILICON P-N JUNCTIONS .2. IONIZATION RATES FOR ELECTRONS [J].

CHYNOWETH, AG .

JOURNAL OF APPLIED PHYSICS, 1960, 31 (07) :1161-1165

[3] COMPUTER-MODEL AND CHARGE TRANSPORT STUDIES IN SHORT GATE CHARGE-COUPLED-DEVICES [J].

ELSAID, MH ;

CHAMBERLAIN, SG ;

WATT, LAK .

SOLID-STATE ELECTRONICS, 1977, 20 (01) :61-69

[4]

GHANDHI SK, 1968, THEORY PRACTICE MICR, P271

[5] HOT-ELECTRONS IN SHORT-GATE CHARGE-COUPLED-DEVICES [J].

HESS, K ;

SAH, CT .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (12) :1399-1405

[6] THE CHARGE-HANDLING CAPACITY OF BURIED-CHANNEL STRUCTURES UNDER HOT-ELECTRON CONDITIONS [J].

HESS, K ;

SHICHIJO, H .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (02) :503-504

[7] ULTIMATE LIMITS OF CCD PERFORMANCE IMPOSED BY HOT-ELECTRON EFFECTS [J].

HESS, K ;

SAH, CT .

SOLID-STATE ELECTRONICS, 1979, 22 (12) :1025-1033

[8] POTENTIAL IN A CHARGE COUPLED DEVICE WITH NO MOBILE MINORITY-CARRIERS AND ZERO PLATE SEPARATION [J].

MCKENNA, J ;

SCHRYER, NL .

BELL SYSTEM TECHNICAL JOURNAL, 1973, 52 (05) :669-696

[9] CHARGE MULTIPLICATION IN SILICON P-N JUNCTIONS [J].

MOLL, JL ;

VANOVERSTRAETEN, R .

SOLID-STATE ELECTRONICS, 1963, 6 (02) :147-157

[10]

SEQUIN CH, 1975, CHARGE TRANSFER DEVI, P19

← 1 2 →