CMOS ANALOG ADDER

被引:30
作者
CHAOUI, H
机构
[1] CEMIP, 75251 Paris Cedex 05, Universites Paris 7 at Paris 6, Tour 23-13
关键词
CMOS; ANALOG INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; ANALOG CIRCUITS; ANALOG COMPUTER CIRCUITS; ADDERS;
D O I
10.1049/el:19950136
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A CMOS analogue circuit is proposed that computes the sum of two voltages. The circuit is self-biased, only requires a small number of transistors, and offers good accuracy over a wide range of input values. The design makes no special demands on device aspect ratios and could offer an economic alternative to conventional approaches. Simulation results have shown that total harmonic distortion (THD) is lower than -40dB for output voltages up to 4V peak to peak.
引用
收藏
页码:180 / 181
页数:2
相关论文
共 4 条
[1]  
BOWERS DF, 1990, ANALOGUE IC DESIGN C, P569
[2]   LINEAR COMPOSITE MOSFETS (COMFETS) [J].
CHENG, MCH ;
TOUMAZOU, C .
ELECTRONICS LETTERS, 1991, 27 (20) :1802-1804
[3]  
Gregorian R., 1986, ANALOG MOS INTEGRATE, P505
[4]   A VOLTAGE-CONTROLLABLE LINEAR MOS TRANSCONDUCTOR USING BIAS OFFSET TECHNIQUE [J].
WANG, ZH ;
GUGGENBUHL, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :315-317