PROMISING STORAGE CAPACITOR STRUCTURES WITH THIN TA2O5 FILM FOR LOW-POWER HIGH-DENSITY DRAMS

被引:111
作者
SHINRIKI, H [1 ]
KISU, T [1 ]
KIMURA, S [1 ]
NISHIOKA, Y [1 ]
KAWAMOTO, Y [1 ]
MUKAI, K [1 ]
机构
[1] HITACHI VLSI ENGN CORP LTD,KODAIRA,TOKYO 187,JAPAN
关键词
D O I
10.1109/16.57154
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A high-dielectric-constant insulator, Ta2Os (ε = 22), seems most promising as the dielectric of storage capacitors for low-power high-density DRAM’s beyond 4 Mb whose operation voltage is reduced from 5 V in 4-Mb DRAM’s, down to 3.3 V in 16-Mb DRAM’s, and 1.5 V in 64-Mb DRAM’s. This reduction requires a significant increase in the capacitance in addition to the shrinking of the memory cell area. In order to ensure the required capacitance for low-power DRAM’s beyond 4 Mb, three kinds of capacitor structures are proposed: a) poly-Si/SiO2/Ta2O5/SiO2/poly-Si or poly-Si/Si3N4/Ta2O5/SiO2/poly-Si (SIS), b) W/Ta2Os/SiO2/poly-Si (MIS), and c) W/Ta2O5/W (MIM). The investigation of time-dependent dielectric breakdown and leakage current characteristics indicates that capacitor dielectrics that have equivalent SiO2 thicknesses of 5, 4, and 3 nm can be applied to 3.3-V operated 16-Mb DRAM’s having stacked capacitor cells (STC) by using SIS, MIS, and MIM structures, respectively, and that 3 and 1.5 nm can be applied to 1.5-V operated 64-Mb DRAM’s having STC by using MIS and MIM structures, respectively. This can be accomplished while maintaining a low enough leakage current for favorable refresh characteristics. In addition, all these capacitors show good heat endurance at 950°C for 30 min. Therefore, these capacitors enable us to fabricate low-power high-density DRAM’s beyond 4 Mb using conventional fabrication processes at high temperatures up to 950°C. Utilizing the SIS structure, compatibility of the fabrication process of a storage capacitor using Ta2O5 film and the conventional DRAM fabrication processes is confirmed by successful application to the fabrication process of an experimental memory array with 1.5 µm 3.6 µm stacked-capacitor DRAM cells. © 1990 IEEE
引用
收藏
页码:1939 / 1947
页数:9
相关论文
共 20 条
  • [1] ABE S, 1985, S VLSI TECHNOLOGY, P90
  • [2] AOKI M, 1989, ISSCC, P238
  • [3] ASAI S, 1984, IEDM, P368
  • [4] LEAKAGE-CURRENT REDUCTION IN THIN TA2O5 FILMS FOR HIGH-DENSITY VLSI MEMORIES
    HASHIMOTO, C
    OIKAWA, H
    HONMA, N
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (01) : 14 - 18
  • [5] TITANIUM DIFFUSION IN SILICON
    HOCINE, S
    MATHIOT, D
    [J]. APPLIED PHYSICS LETTERS, 1988, 53 (14) : 1269 - 1271
  • [6] Hu C., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P368
  • [7] A 65-NS 4-MBIT CMOS DRAM WITH A TWISTED DRIVELINE SENSE AMPLIFIER
    KIMURA, K
    SHIMOHIGASHI, K
    ETOH, J
    ISHIHARA, M
    MIYAZAWA, K
    SHIMIZU, S
    SAKAI, Y
    YAGI, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 651 - 656
  • [8] KIMURA S, 1986, J ELECTROCHEM SOC, V133, P1405
  • [9] KIMURA S, 1987, 19TH C SOL STAT DEV, P19
  • [10] KOYANAGI M, 1978, IEDM, P348