DESIGN AND EVALUATION OF A CURRENT-MODE MULTIPLE-VALUED PLA BASED ON A RESONANT-TUNNELING TRANSISTOR MODEL

被引:8
作者
DENG, X
HANYU, T
KAMEYAMA, M
机构
[1] Tohoku Univ, Sendai
来源
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 1994年 / 141卷 / 06期
关键词
MULTIPLE-VALUED PLA; UNIVERSAL LITERAL; RESONANT TUNNELING TRANSISTOR; CURRENT-MODE CIRCUIT; MULTIPLE-VALUED INTEGRATED CIRCUIT;
D O I
10.1049/ip-cds:19941389
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The investigation of the device functions required from the systems point of view is important to the development of the next generation of actual devices. In this paper, a resonant tunnelling transistor (RTT) model is defined. The current-voltage characteristic of the model can have multiple peaks, and the widths of each peak and valley can be set to any value. A multiple-valued universal literal (MVUL) circuit using the RTT model is presented as a basic building block in a multiple-valued programmable logic array (MVPLA). An MVPLA structure based on MVUL, AND, MIN, and linear sum operators is proposed for the implementation of multiple-valued systems. Since the MVUL circuit is designed using only one transistor, and the other basic building blocks are implemented by simple current-mode circuits, the proposed MVPLA becomes very compact. The layouts and SPICE simulations show that the proposed MVPLA is superior to other types of PLA in terms of size, delay and dynamic power dissipation if the RTT model is realised by an actual device.
引用
收藏
页码:445 / 450
页数:6
相关论文
共 15 条
[1]  
AOKI T, 1992, IEEE COMPUT, V41, P41
[2]   QUANTUM TRANSISTORS AND CIRCUITS BREAK THROUGH THE BARRIERS [J].
CAPASSO, F ;
SEN, S ;
LUNARDI, LM ;
CHO, AY .
IEEE CIRCUITS AND DEVICES MAGAZINE, 1991, 7 (03) :18-25
[3]  
CAPASSO F, 1990, HIGH SPEED SEMICONDU
[4]  
FRAZIER GF, 1993, FEB ISSCC, P174
[5]  
Geiger R. L., 1990, VLSI DESIGN TECHNIQU
[6]  
HANYU T, 1993, IEICE T ELECTRON, VE76C, P1126
[7]  
HIGUCHI T, 1989, MULTIPLE VALUED DIGI
[8]  
HURST SL, 1984, IEEE T COMPUT, V33, P1160, DOI 10.1109/TC.1984.1676392
[9]  
KAMEYAMA M, 1990, MAY P INT S MULT VAL, P162
[10]   VLSI ARRAY PROCESSORS. [J].
Kung, Sun-Yuan .
IEEE ASSP magazine, 1985, 2 (03) :4-22