THERMAL-ANALYSIS OF INTEGRATED-CIRCUIT DEVICES AND PACKAGES

被引:35
作者
LEE, CC
PALISOC, AL
MIN, YJ
机构
[1] Univ of California, Electr &, Comput Eng Dep, Irvine, CA, USA
来源
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY | 1989年 / 12卷 / 04期
关键词
Computer Programming Languages--FORTRAN - Integrated Circuits--Thermal Effects - Mathematical Techniques - Temperature Measurement;
D O I
10.1109/33.49036
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The integrated circuit device is modeled as a four-layer structure with multiple heat sources located on the surface of the first layer and with the fourth layer representing the device package. Each layer is assumed to have the same rectangular dimensions. Using the separation of variables, an analytical solution for the temperature at any location inside and on the boundaries of the structure is derived. Based upon the solution obtained, a computer program, Thermal, has been written in Fortran. Characteristics of the solution were studied, and several representative device structures were analyzed. The results of the simulation show how the device thermal resistance is affected by the die-bonding layer properties, the electrodes on the chip surface, and the heat spreader at the bottom surface of the chip. A FET power device was also analyzed to illustrate the very narrow hot zones produced on the chip surface, suggesting that the thermal measurement techniques must have adequate spatial resolution to measure the peak temperatures accurately. The lateral spread of heat flux into the regions of the package extending beyond the chip dimensions was studied using the boundary element method. An iteration technique based on the analytical solution has also been developed to account for the effect of this lateral heat spread. The corrected temperature using this iteration technique agrees to within 3.7% with that obtained using the boundary element method.
引用
收藏
页码:701 / 709
页数:9
相关论文
共 39 条
[1]  
ALBERS J, 1984, NBS40076 SPEC PUBL
[2]   THERMAL-CHARACTERISTICS OF 16-PIN AND 40-PIN PLASTIC DIPS [J].
ANDREWS, JA ;
MAHALINGAM, LM ;
BERG, HM .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1981, 4 (04) :455-461
[3]   3-DIMENSIONAL TRANSIENT THERMAL SIMULATION - APPLICATION TO DELAYED SHORT-CIRCUIT PROTECTION IN POWER ICS [J].
ANTOGNETTI, P ;
BISIO, GR ;
CURATELLI, F ;
PALARA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (03) :277-281
[4]   HIGH-TEMPERATURE THERMAL CHARACTERISTICS OF MICROELECTRONIC PACKAGES [J].
BAXTER, GK ;
ANSLOW, JW .
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1977, 13 (04) :385-390
[5]  
BLODGETT AJ, 1983, SCI AM JUL, P86
[6]  
BROOK P, 1973, ELECTRON LETT, V9, P348, DOI 10.1049/el:19730251
[7]   SPREADING RESISTANCE OF MULTIPLE-LAYER CYLINDRICAL STRUCTURES [J].
BROOK, P ;
SMITH, JG .
ELECTRONICS LETTERS, 1973, 9 (11) :253-254
[8]  
CHURCHILL RV, 1978, FOURIER SERIES BOUND
[9]  
Ellison G. N., 1984, THERMAL COMPUTATIONS
[10]   EFFECT OF SOME COMPOSITE STRUCTURES ON THERMAL RESISTANCE OF SUBSTRATES AND INTEGRATED-CIRCUIT CHIPS [J].
ELLISON, GN .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (03) :233-239