EMPIRICAL MODELING FOR GATE-CONTROLLED COLLECTOR CURRENT OF LATERAL BIPOLAR-TRANSISTORS IN AN N-MOSFET STRUCTURE

被引:11
作者
HUANG, TH
CHEN, MJ
机构
[1] NATL CHIAO TUNG UNIV,DEPT ELECTR ENGN,HSINCHU 300,TAIWAN
[2] NATL CHIAO TUNG UNIV,INST ELECTR,HSINCHU 300,TAIWAN
关键词
12;
D O I
10.1016/0038-1101(94)E0037-F
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The I-V characteristics of a gated lateral bipolar transistor in an n-MOSFET structure have been measured. The measured collector current has exhibited two distinct components: (i) the gate-con trolled collector current due to the modulation of the surface space-charge region; and (ii) the pure lateral bipolar transistor collector current which is independent of the gate bias applied. These two components have been separated experimentally and have been reproduced by analytic model expressions. The work is useful not only for understanding the hybrid-mode operation but also for designing appropriately the gated lateral bipolar transistors.
引用
收藏
页码:115 / 119
页数:5
相关论文
共 12 条
[1]   LOW-LEVEL CURRENTS IN INSULATED GATE FIELD-EFFECT TRANSISTORS [J].
BARRON, MB .
SOLID-STATE ELECTRONICS, 1972, 15 (03) :293-+
[2]   INVESTIGATION OF LATERAL TRANSISTORS - DC CHARACTERISTICS [J].
CHOU, S .
SOLID-STATE ELECTRONICS, 1971, 14 (09) :811-&
[3]  
DEGRAAF HC, 1990, COMPACT TRANSISTOR M, P35
[4]  
FICHTNER W, 1979, INT J ELECTRON, V46, P55
[5]   PRECISE MOSFET MODEL FOR LOW-VOLTAGE CIRCUITS [J].
MASUHARA, T ;
ETOH, J ;
NAGATA, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (06) :363-371
[6]   BSIM - BERKELEY SHORT-CHANNEL IGFET MODEL FOR MOS-TRANSISTORS [J].
SHEU, BJ ;
SCHARFETTER, DL ;
KO, PK ;
JENG, MC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (04) :558-566
[7]  
TSIVIDIS Y, 1987, OPERATION MODELING M, P137
[8]  
VERDONCKTVANDEB.S, 1992, IEEE ELECTR DEVICE L, V13, P312
[9]  
VERDONCKTVANDEB.S, 1991, IEEE T ELECTRON DEV, V38, P2487
[10]  
VERDONCKTVANDEB.S, 1988, IEDM, P406