A LOW-POER WIDE-BAND AMPLIFIER USING A NEW PARASITIC CAPACITANCE COMPENSATION TECHNIQUE

— A 3-mW 800-MHz amplifier with a voltage gain of 10 dB has been developed. The parasitic junction capacitance of a transistor is the major factor limiting the bandwidth particularly for low-power amplifiers. In addition to the pole at the input node, the pole at the output node may become dominant in low-power amplifiers, which use high-speed bipolar transistors such as the SST-1A transistor. A new parasitic capacitance compensation technique has been devised to expand the bandwidth in this type of amplifier. This technique compensates for both capacitances at the input and output nodes, and enhances the bandwidth and the gain-bandwidth product. The measured data demonstrate that this technique expands the bandwidth to about twice that of a conventional differential amplifier. In addition, circuit simulation predicts that this technique expands the bandwidth by about 40 percent over a conventional peaking technique. A stable frequency response without any overpeaking or oscillation problem has been achieved by utilizing the parasitic junction capacitances of dummy transistors as the compensation capacitance. © 1990 IEEE