CELLULAR MULTIPLIER SUBARRAYS - CRITICAL-PATH APPROACH TO PROPAGATION TIMES

被引:1
作者
DEAN, KJ
机构
关键词
D O I
10.1049/el:19710051
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:75 / &
相关论文
共 6 条
[1]   DESIGN FOR A FULL MULTIPLIER [J].
DEAN, KJ .
PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1968, 115 (11) :1592-&
[2]  
DEAN KJ, 1969, RADIO ELECTRON ENGR, V37, P225
[3]   SUGGESTION FOR AN IC FAST PARALLEL MULTIPLIER [J].
DEMORI, R .
ELECTRONICS LETTERS, 1969, 5 (03) :50-&
[4]   FULLY ITERATIVE FAST ARRAY FOR BINARY MULTIPLICATION AND ADDITION [J].
GUILD, HH .
ELECTRONICS LETTERS, 1969, 5 (12) :263-&
[5]   ITERATIVE LOGICAL NETWORK FOR PARALLEL MULTIPLICATION [J].
HOFFMANN, JC ;
LACAZE, B ;
CSILLAG, P .
ELECTRONICS LETTERS, 1968, 4 (09) :178-&
[6]   GENERALISED CELL FOR USE IN ITERATIVE AND NEAR-ITERATIVE ARITHMETIC ARRAYS [J].
WHITE, G .
ELECTRONICS LETTERS, 1970, 6 (09) :270-&