DESIGN CONSIDERATIONS FOR THIN-FILM SOI CMOS DEVICE STRUCTURES

被引:11
作者
AOKI, T
TOMIZAWA, M
YOSHII, A
机构
关键词
D O I
10.1109/16.34235
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1725 / 1731
页数:7
相关论文
共 10 条
[1]   SUBTHRESHOLD SLOPE OF THIN-FILM SOI MOSFETS [J].
COLINGE, JP .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (04) :244-246
[2]   REDUCTION OF FLOATING SUBSTRATE EFFECT IN THIN-FILM SOI MOSFETS [J].
COLINGE, JP .
ELECTRONICS LETTERS, 1986, 22 (04) :187-188
[3]   HIGH-SPEED, LOW-POWER, IMPLANTED-BURIED-OXIDE CMOS CIRCUITS [J].
COLINGE, JP ;
HASHIMOTO, K ;
KAMINS, T ;
CHIANG, SY ;
LIU, ED ;
PENG, SS ;
RISSMAN, P .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (05) :279-281
[4]   ANALYSIS OF KINK CHARACTERISTICS IN SILICON-ON-INSULATOR MOSFETS USING 2-CARRIER MODELING [J].
KATO, K ;
WADA, T ;
TANIGUCHI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) :458-462
[5]  
Malhi S. D. S., 1982, International Electron Devices Meeting. Technical Digest, P107
[6]   INCREASED DRAIN SATURATION CURRENT IN ULTRA-THIN SILICON-ON-INSULATOR (SOI) MOS-TRANSISTORS [J].
STURM, JC ;
TOKUNAGA, K ;
COLINGE, JP .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (09) :460-463
[7]  
Sze S. M., 1981, PHYSICS SEMICONDUCTO, P373
[8]   MODELING OF 0.1-MUM MOSFET ON SOI STRUCTURE USING MONTE-CARLO SIMULATION TECHNIQUE [J].
THRONGNUMCHAI, K ;
ASADA, K ;
SUGANO, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (07) :1005-1011
[9]  
YHOSHIMI M, 1987, IEDM, P640
[10]   SEMICONDUCTOR-DEVICE SIMULATION AT NTT [J].
YOKOYAMA, K ;
TOMIZAWA, M ;
YOSHII, A ;
SUDO, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (10) :2008-2017