INSULATED-GATE PLANAR THYRISTORS .1. STRUCTURE AND BASIC OPERATION

被引:25
作者
PLUMMER, JD
SCHARF, BW
机构
关键词
D O I
10.1109/T-ED.1980.19871
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:380 / 387
页数:8
相关论文
共 24 条
[1]  
BEASOM JD, 1977, DIG INT ELECTRON DEV, P178
[2]  
BECKE HW, 1977, DIG INT ELECTRON DEV, pA46
[3]  
BLICHER A, 1976, THYRISTOR PHYSICS, P1
[4]  
COBBOLD RSC, 1970, THEORY APPLICATIONS, P239
[5]   AVALANCHE BREAKDOWN IN HIGH-VOLTAGE D-MOS DEVICES [J].
DECLERCQ, MJ ;
PLUMMER, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (01) :1-4
[6]  
ENGL WL, 1966, DIG TECH PAPERS INT, P38
[7]  
ESTREICH DB, 1978, DEC IEDM, P230
[8]  
GENTRY FE, 1964, SEMICONDUCTOR CONTRO, P79
[9]   CRITIQUE OF THEORY OF P-N-P-N DEVICES [J].
GIBBONS, JF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1964, ED11 (09) :406-&
[10]  
KELLEY S, 1976, APPLICATION MC3416 C