SIMULATION AND 2-DIMENSIONAL ANALYTICAL MODELING OF SUBTHRESHOLD SLOPE IN ULTRATHIN-FILM SOI MOSFETS DOWN TO 0.1 MU-M GATE LENGTH

被引:48
作者
JOACHIM, HO
YAMAGUCHI, Y
ISHIKAWA, K
INOUE, Y
NISHIMURA, T
机构
[1] Laboratory, Mitsubishi Electric Corporation, Itami, 664
关键词
D O I
10.1109/16.277338
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The subthreshold slope in ultrathin-film fully depleted SOI MOSFET's is investigated for channel lengths from the long channel region down to 0. 1 mum. A doping effect is found which allows us to improve the S-factor by increasing the channel doping concentration. In order to explain this phenomenon and to clarify the mechanism of S-factor degradation at short gate length, a two-dimensional analytical model is developed. A modified boundary condition is introduced for the two-dimensional Poisson equation to account for the nonlinear potential distribution inside the buried oxide. It is found that the S-factor short channel degradation is governed by three mechanisms: the rise of capacitances at the channel source and drain ends due to the two-dimensional potential distribution; the subthreshold current flow at the back channel surface; and the modulation of the effective current channel thickness during the gate voltage swing in the subthreshold region. The analytical model results are compared to those of numerical device simulation, and a good agreement is found. The model can be utilized to predict design criteria for miniaturized thin-film fully depleted SOI MOSFET's.
引用
收藏
页码:1812 / 1817
页数:6
相关论文
共 20 条
[1]   DESIGN AND PERFORMANCE OF 0.1-MU-M CMOS DEVICES USING LOW-IMPURITY-CHANNEL TRANSISTORS (LICTS) [J].
AOKI, M ;
ISHII, T ;
YOSHIMURA, T ;
KIYOTA, Y ;
IIJIMA, S ;
YAMANAKA, T ;
KURE, T ;
OHYU, K ;
NISHIDA, T ;
OKAZAKI, S ;
SEKI, K ;
SHIMOHIGASHI, K .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (01) :50-52
[2]   ANALYTICAL MODELS OF SUBTHRESHOLD SWING AND THRESHOLD VOLTAGE FOR THIN-FILM AND ULTRA-THIN-FILM SOI MOSFETS [J].
BALESTRA, F ;
BENACHIR, M ;
BRINI, J ;
GHIBAUDO, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (11) :2303-2311
[3]   SUBTHRESHOLD SLOPE OF THIN-FILM SOI MOSFETS [J].
COLINGE, JP .
IEEE ELECTRON DEVICE LETTERS, 1986, 7 (04) :244-246
[4]   HOT-ELECTRON EFFECTS IN SILICON-ON-INSULATOR N-CHANNEL MOSFET [J].
COLINGE, JP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (10) :2173-2177
[5]  
JOACHIM HO, 1992, IEICE T ELECTRON C, V75
[6]  
MANDELMAN JA, 1991, P IEEE SOS SOI TECHN, P54
[7]   AN ANALYTIC MODEL FOR THIN SOI TRANSISTORS [J].
MCKITTERICK, JB ;
CAVIGLIA, AL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (06) :1133-1138
[8]  
Omura Y., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P675, DOI 10.1109/IEDM.1991.235332
[9]  
OMURA Y, 1992, SOL STAT DEV MAT, P496
[10]  
SAIHALASZ GA, 1987, IEDM, P397