RADIX-2(N) MULTIPLIER STRUCTURES - A STRUCTURED DESIGN METHODOLOGY

被引:14
作者
IBRAHIM, MK
机构
[1] Univ of Nottingham, Nottingham
来源
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1993年 / 140卷 / 04期
关键词
MULTIPLICATION; RADIX-2; STRUCTURES; ITERATIVE MULTIPLIERS;
D O I
10.1049/ip-e.1993.0026
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new radix-2n multiplication algorithm is presented which is iterative and modular. The algorithm is a true generalisation of the radix-2 (conventional binary) multiplication algorithm. As a result, existing radix-2 (binary) structures can easily be generalised for all radices. The architecture of the basic cell is not fixed for all radices: any architecture can be used if its functionality satisfies the multiply/add principle presented. The multiplier architecture is first defined in terms of the radix-2n multiplication algorithm which is general for all n. This results in an architecture being available for every n. The tradeoff between cost and time is achieved by optimising the basic cell architecture for each radix and choosing the radix that results in the best performance. This approach is applied to the design of serial and serial/parallel multipliers, and an iterative multiplier array.
引用
收藏
页码:185 / 190
页数:6
相关论文
共 29 条
[1]   NOVEL PIPELINED SERIAL PARALLEL MULTIPLIER [J].
AITBOUDAOUD, D ;
IBRAHIM, MK ;
HAYESGILL, BR .
ELECTRONICS LETTERS, 1990, 26 (09) :582-583
[2]   TESTING OF A NORA CMOS SERIAL PARALLEL MULTIPLIER [J].
BAYOUMI, MA ;
NAM, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :494-503
[3]   A SIGNED BINARY MULTIPLICATION TECHNIQUE [J].
BOOTH, AD .
QUARTERLY JOURNAL OF MECHANICS AND APPLIED MATHEMATICS, 1951, 4 (02) :236-240
[4]  
CAVANAGH JJF, 1986, DIGITAL COMPUTER ARI
[5]  
CHEN IN, 1979, IEEE T COMPUT, V28, P721
[6]   LOW-COST SERIAL MULTIPLIERS FOR HIGH-SPEED SPECIALIZED PROCESSORS [J].
CIMINIERA, L ;
VALENZANO, A .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (05) :259-265
[7]  
CIMINIERA L, 1983, 6TH P S COMP AR, P61
[8]  
CIMINIERA L, 1981, 5TH P S COMP AR, P207
[9]  
DEMORI R, 1984, SIGNAL PROCESS, V6, P213
[10]   A RECURSIVE ALGORITHM FOR BINARY MULTIPLICATION AND ITS IMPLEMENTATION [J].
DEMORI, R ;
CARDIN, R .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1985, 3 (04) :294-314