共 18 条
- [1] ON FINDING A NEARLY MINIMAL SET OF FAULT DETECTION TESTS FOR COMBINATIONAL LOGIC NETS [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01): : 66 - +
- [2] AN ALGORITHM FOR SELECTING AN OPTIMUM SET OF DIAGNOSTIC TESTS [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (05): : 706 - &
- [3] Chegis I.A., 1958, T MAT I STEKLOV, V51, P270
- [4] COBHAM A, 1961, S134 AIEE SPEC PUBL
- [5] TECHNIQUES FOR DIAGNOSIS OF SWITCHING CIRCUIT FAILURES [J]. IEEE TRANSACTIONS ON COMMUNICATION AND ELECTRONICS, 1964, 83 (74): : 509 - &
- [6] MINIMUM-SCAN PATTERN-RECOGNITION [J]. IRE TRANSACTIONS ON INFORMATION THEORY, 1959, 5 (02): : 52 - 58
- [7] A REDUCTION TECHNIQUE FOR PRIME IMPLICANT TABLES [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1965, EC14 (04): : 535 - +
- [8] REPRESENTATION OF SWITCHING CIRCUITS BY BINARY-DECISION PROGRAMS [J]. BELL SYSTEM TECHNICAL JOURNAL, 1959, 38 (04): : 985 - 999
- [9] MALING K, 1963, IEEE T ELECTRONIC CO, VEC12, P887
- [10] MINIMIZATION OF BOOLEAN FUNCTIONS [J]. BELL SYSTEM TECHNICAL JOURNAL, 1956, 35 (06): : 1417 - 1444