A SELF-ALIGNING CONTACT PROCESS FOR MOS-LSI

被引:3
作者
HOSOYA, T
MURAMOTO, S
MATSUO, S
机构
关键词
D O I
10.1109/T-ED.1981.20286
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:77 / 82
页数:6
相关论文
共 8 条
[1]  
ARAI E, 1979, REV ELEC COMMUN LAB, V27, P18
[2]  
GIBBONS JF, SEMICONDUCTORS RELAT
[3]   SINGLE TRANSISTOR MOS RAM USING A SHORT-CHANNEL MOS-TRANSISTOR [J].
IEDA, N ;
OHMORI, Y ;
TAKEYA, K ;
YANO, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (02) :218-224
[4]   PREFERENTIAL SIO2 ETCHING ON SI SUBSTRATE BY PLASMA REACTIVE SPUTTER ETCHING [J].
MATSUO, S ;
TAKEHARA, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1977, 16 (01) :175-176
[5]   ETCHING CHARACTERISTICS OF VARIOUS MATERIALS BY PLASMA REACTIVE SPUTTER ETCHING [J].
MATSUO, S .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1978, 17 (01) :235-236
[6]  
MURAMOTO S, 1978 IEDM TECH DIG
[7]  
RIDEOUT VL, 1977 IEDM TECH DIG
[8]  
RIDEOUT VL, 1976 IEDM TECH DIG