ANALYTICAL MODELING OF THRESHOLD VOLTAGES IN P-CHANNEL SI/SIGE/SI MOS STRUCTURES

被引:37
作者
INIEWSKI, K
VOINIGESCU, S
ATCHA, J
SALAMA, CAT
机构
[1] Department of Electrical Engineering, Toronto
基金
加拿大自然科学与工程研究理事会;
关键词
D O I
10.1016/0038-1101(93)90249-P
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical model for the threshold voltages in a Si/SiGe/Si MOS structure is presented. It offers very good accuracy as compared to results of one- and two-dimensional numerical simulations. It is shown that short-channel effects lower the threshold voltage of the SiGe channel and increase the threshold voltage for parasitic conduction in the Si-cap layer. The model can serve as a useful tool for p-channel Si/SiGe/Si MOSFET design.
引用
收藏
页码:775 / 783
页数:9
相关论文
共 13 条
[1]  
DEGRAAFF HC, 1990, COMPACT TRANSISTOR M, pCH6
[2]   HOLE CONFINEMENT IN MOS-GATED GEXSI1-X/SI HETEROSTRUCTURES [J].
GARONE, PM ;
VENKATARAMAN, V ;
STURM, JC .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) :230-232
[3]   INTRINSIC CONCENTRATION, EFFECTIVE DENSITIES OF STATES, AND EFFECTIVE MASS IN SILICON [J].
GREEN, MA .
JOURNAL OF APPLIED PHYSICS, 1990, 67 (06) :2944-2954
[4]   A GATE-QUALITY DIELECTRIC SYSTEM FOR SIGE METAL-OXIDE-SEMICONDUCTOR DEVICES [J].
IYER, SS ;
SOLOMON, PM ;
KESAN, VP ;
BRIGHT, AA ;
FREEOUF, JL ;
NGUYEN, TN ;
WARREN, AC .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) :246-248
[5]   HETEROJUNCTION BIPOLAR-TRANSISTORS USING SI-GE ALLOYS [J].
IYER, SS ;
PATTON, GL ;
STORK, JMC ;
MEYERSON, BS ;
HARAME, DL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (10) :2043-2064
[6]   ENHANCEMENT-MODE QUANTUM-WELL GEXSI1-X PMOS [J].
NAYAK, DK ;
WOO, JCS ;
PARK, JS ;
WANG, KL ;
MACWILLIAMS, KP .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (04) :154-156
[8]   THE VOLTAGE-DOPING TRANSFORMATION - A NEW APPROACH TO THE MODELING OF MOSFET SHORT-CHANNEL EFFECTS [J].
SKOTNICKI, T ;
MERCKEL, G ;
PEDRON, T .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (03) :109-112
[9]   IMPLEMENTATION OF HETEROJUNCTIONS INTO THE 2-D FINITE-ELEMENT SIMULATOR PRISM - SOME SCALING CONSIDERATIONS [J].
VANKEMMEL, R ;
SCHOENMAKER, W ;
CARTUYVELS, R ;
APPELTANS, K ;
DEMEYER, K .
SOLID-STATE ELECTRONICS, 1992, 35 (04) :571-578
[10]  
VERDONCKTVANDEB.S, 1991, P S VLSI TECHNOL, P105