MEMORY CHARACTERISTICS OF MNOS CAPACITORS FABRICATED WITH PECVD SILICON-NITRIDE

被引:5
作者
KHALIQ, MA
SHAMS, QA
BROWN, WD
NASEEM, HA
机构
[1] Univ of Arkansas, Fayetteville, AR,, USA, Univ of Arkansas, Fayetteville, AR, USA
关键词
MATERIALS WITH MEMORY - SEMICONDUCTOR MATERIALS - SILICON NITRIDE;
D O I
10.1016/0038-1101(88)90419-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The memory performance of metal-nitride-oxide-silicon (MNOS) capacitors, fabricated with 'as-deposited' PECVD silicon nitride, have been evaluated using high-frequency, capacitance-voltage characteristics. A 4. 2v memory window was achieved for a programming field of 6 multiplied by 10**6v/cm and a pulse width of 1 mu s. Decay rates varied between 0. 1 and 1. 0v per decade of time in seconds depending on nitride deposition conditions and initial window size. Devices endurance cycled to 10**8 suffered a small decrease in window size and a slight shift in memory window center. Retention data taken following endurance cycling to 10**7 showed a negligible degradation of decay rate. Vertical scaling of the nitride layer to approximately 100 angstroms yielded devices which could be programmed with 5-8v. Nitride films were annealed at temperatures of 400-800 degree C. Fourier Transform Infrared analysis revealed a loss of hydrogen for temperatures above 400 degree C. Memory performance of the films degraded in parallel with loss of hydrogen.
引用
收藏
页码:1229 / 1233
页数:5
相关论文
共 17 条
[1]   RETENTION AND ENDURANCE CHARACTERISTICS OF HC1-ANNEALED AND UNANNEALED MNOS CAPACITORS [J].
BROWN, WD .
SOLID-STATE ELECTRONICS, 1979, 22 (04) :373-378
[2]   THE MONOS MEMORY TRANSISTOR - APPLICATION IN A RADIATION-HARD NONVOLATILE RAM [J].
BROWN, WD ;
JONES, RV ;
NASBY, RD .
SOLID-STATE ELECTRONICS, 1985, 28 (09) :877-884
[3]  
BROWN WD, 1979, SOLID STATE TECHNOL, P77
[4]   INTERFACE STATES AND FIXED CHARGES IN MNOS STRUCTURES WITH APCVD AND PLASMA SILICON-NITRIDE [J].
HEZEL, R ;
BLUMENSTOCK, K ;
SCHORNER, R .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (07) :1679-1683
[5]   N-CHANNEL SI-GATE PROCESS FOR MNOS EEPROM TRANSISTORS [J].
JACOBS, EP ;
SCHWABE, U .
SOLID-STATE ELECTRONICS, 1981, 24 (06) :517-522
[6]   LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION FOR VERY LARGE-SCALE INTEGRATION PROCESSING - REVIEW [J].
KERN, W ;
SCHNABLE, GL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :647-657
[7]  
KHALIQ MA, IN PRESS J ELECTRON
[8]  
KHALIQU MA, 1987, THESIS U ARKANSAS
[9]   DISCHARGE OF MNOS STRUCTURES [J].
LUNDKVIST, L ;
LUNDSTROM, I ;
SVENSSON, C .
SOLID-STATE ELECTRONICS, 1973, 16 (07) :811-+
[10]  
MAES HE, 1983, P ELECTROCHEM SOC S, V838, P177