EXPERIMENTAL-VERIFICATION OF THE EXTENDED-EMITTER CONCEPT FOR PHOSPHORUS-IMPLANTED SELF-ALIGNED POLYSILICON-CONTACTED BIPOLAR-TRANSISTORS

被引:2
作者
BURK, DE
YUNG, SY
机构
关键词
D O I
10.1016/0038-1101(88)90272-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1127 / 1138
页数:12
相关论文
共 15 条
[1]  
[Anonymous], MICROELECTRONICS PRO
[2]  
GHANDI SK, 1983, VSLI FABRICATION PRI, P112
[3]   A 30-PS SI BIPOLAR IC USING SUPER SELF-ALIGNED PROCESS TECHNOLOGY [J].
KONAKA, S ;
YAMAMOTO, Y ;
SAKAI, T .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (04) :526-531
[4]  
Maissal L. I., 1970, HDB THIN FILM TECHNO
[5]   EXPERIMENTAL-STUDY OF THE MINORITY-CARRIER TRANSPORT AT THE POLYSILICON MONOSILICON INTERFACE [J].
NEUGROSCHEL, A ;
ARIENZO, M ;
KOMEM, Y ;
ISAAC, RD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (04) :807-816
[6]  
NING T, COMMUNICATION
[7]   EFFECT OF EMITTER CONTACT ON CURRENT GAIN OF SILICON BIPOLAR-DEVICES [J].
NING, TH ;
ISAAC, RD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (11) :2051-2055
[8]   PHYSICS, TECHNOLOGY, AND MODELING OF POLYSILICON EMITTER CONTACTS FOR VLSI BIPOLAR-TRANSISTORS [J].
PATTON, GL ;
BRAVMAN, JC ;
PLUMMER, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) :1754-1768
[9]   ANTIMONY AND ARSENIC SEGREGATION AT SI-SIO2 INTERFACES [J].
SAIHALASZ, GA ;
SHORT, KT ;
WILLIAMS, JS .
IEEE ELECTRON DEVICE LETTERS, 1985, 6 (06) :285-287