ELECTRICAL MEASUREMENT OF FEATURE SIZES IN MOS SI2-GATE VLSI TECHNOLOGY

被引:18
作者
TAKACS, D
MULLER, W
SCHWABE, U
机构
关键词
D O I
10.1109/T-ED.1980.20041
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1368 / 1373
页数:6
相关论文
共 8 条
[1]   DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].
DENNARD, RH ;
GAENSSLEN, FH ;
YU, HN ;
RIDEOUT, VL ;
BASSOUS, E ;
LEBLANC, AR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268
[2]   LATERAL SPREAD OF ION-IMPLANTED IMPURITIES IN SILICON [J].
PAN, E ;
FANG, FF .
JOURNAL OF APPLIED PHYSICS, 1974, 45 (06) :2801-2803
[3]  
SCHROEN WH, 1977, PROCESS DEVICE MODEL
[4]   AUTOMATIC TESTING AND ANALYSIS OF MIS-REGISTRATIONS FOUND IN SEMICONDUCTOR PROCESSING [J].
STEMP, IJ ;
NICHOLAS, KH ;
BROCKMAN, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :729-732
[5]  
SZE SM, 1969, PHYSICS SEMICONDUCTO, pCH4
[6]   NEW METHOD TO DETERMINE EFFECTIVE MOSFET CHANNEL LENGTH [J].
TERADA, K ;
MUTA, H .
JAPANESE JOURNAL OF APPLIED PHYSICS, 1979, 18 (05) :953-959
[8]   DOUBLE BORON IMPLANT SHORT-CHANNEL MOSFET [J].
WANG, PP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (03) :196-204