THRESHOLD-SENSITIVITY MINIMIZATION OF SHORT-CHANNEL MOSFETS BY COMPUTER-SIMULATION

被引：24

作者：

YOKOYAMA, K

YOSHII, A

HORIGUCHI, S

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1980年 / 27卷 / 08期

关键词：

D O I：

10.1109/T-ED.1980.20064

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1509 / 1514

页数：6

共 13 条

[1] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].

DENNARD, RH ;

GAENSSLEN, FH ;

YU, HN ;

RIDEOUT, VL ;

BASSOUS, E ;

LEBLANC, AR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268

[2] DSA MOS-TRANSISTOR AND ITS INTEGRATED-CIRCUIT [J].

HAYASHI, Y ;

SEKIGAWA, T ;

TARUI, Y .

JAPANESE JOURNAL OF APPLIED PHYSICS, 1977, 16 :163-166

[3] ANALYSIS OF THRESHOLD VOLTAGE FOR SHORT-CHANNEL IGFETS [J].

LEE, HS .

SOLID-STATE ELECTRONICS, 1973, 16 (12) :1407-1417

[4] 1 MU-M MOSFET VLSI TECHNOLOGY .4. HOT-ELECTRON DESIGN CONSTRAINTS [J].

NING, TH ;

COOK, PW ;

DENNARD, RH ;

OSBURN, CM ;

SCHUSTER, SE ;

YU, HN .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :268-275

[5]

NISHIUCHI K, 1978, IEDM TECH DIG, P26

[6] ELECTRICAL CHARACTERISTICS OF A DSA MOS-TRANSISTOR WITH A FINE-STRUCTURE [J].

OHKURA, I ;

TOMISAWA, O ;

OHMORI, M ;

NAKANO, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :352-357

[7] THRESHOLD VOLTAGE THEORY FOR A SHORT-CHANNEL MOSFET USING A SURFACE-POTENTIAL DISTRIBUTION MODEL [J].

OMURA, Y ;

OHWADA, K .

SOLID-STATE ELECTRONICS, 1979, 22 (12) :1045-1051

[8] DEVICE DESIGN CONSIDERATIONS FOR ION-IMPLANTED N-CHANNEL MOSFETS [J].

RIDEOUT, VL ;

GAENSSLEN, FH ;

LEBLANC, A .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (01) :50-59

[9]

SUN E, 1978, IEDM, P478

[10] ANALYTICAL MODELS OF THRESHOLD VOLTAGE AND BREAKDOWN VOLTAGE OF SHORT-CHANNEL MOSFETS DERIVED FROM 2-DIMENSIONAL ANALYSIS [J].

TOYABE, T ;

ASAI, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :375-383

← 1 2 →