COUPLING BETWEEN THE FRONT AND BACK INTERFACES IN THE GATE-CONTROLLED P+PN+ DIODE ON SILICON-ON-INSULATOR

被引:1
作者
MORAGUES, JM [1 ]
BOUZIDI, J [1 ]
CIANTAR, E [1 ]
JERISIAN, R [1 ]
OUALID, J [1 ]
CRISTOLOVEANU, S [1 ]
机构
[1] INST NATL POLYTECH GRENOBLE,ENSERG,LPCS,F-38016 GRENOBLE,FRANCE
关键词
D O I
10.1016/0026-2692(94)90181-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Coupling between the front and back interfaces of gate-controlled diodes fabricated on thin-film silicon-on-insulator (SOI) structures is investigated. Lim and Fossum's model has been modified to take into account the influence of the reverse bias, V-R, applied to the diode junction. This model is verified by capacitance, leakage current and charge pumping measurements performed by varying the front and back gate voltage as well as V-R. The study demonstrates that the intensity of the interface coupling depends on the thicknesses of the gate and buried oxides, SOI layer thickness, and dopings N-1 and N-2 near the two interfaces. Appropriate methods are used to extract these parameters.
引用
收藏
页码:307 / 322
页数:16
相关论文
共 14 条
[1]   CHARACTERIZATION OF HOT-ELECTRON-STRESSED MOSFETS BY LOW-TEMPERATURE MEASUREMENTS OF THE DRAIN TUNNEL CURRENT [J].
ACOVIC, A ;
DUTOIT, M ;
ILEGEMS, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (06) :1467-1476
[2]   SUB-BREAKDOWN DRAIN LEAKAGE CURRENT IN MOSFET [J].
CHEN, J ;
CHAN, TY ;
CHEN, IC ;
KO, PK ;
HU, C .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (11) :515-517
[3]   A SELF-CONSISTENT ANALYTIC THRESHOLD VOLTAGE MODEL FOR THIN SOI N-CHANNEL MOSFETS [J].
CHOI, JH ;
SONG, HJ ;
SUH, KD ;
PARK, JW ;
KIM, CK .
SOLID-STATE ELECTRONICS, 1991, 34 (12) :1421-1425
[4]   A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].
GROESENEKEN, G ;
MAES, HE ;
BELTRAN, N ;
DEKEERSMAECKER, RF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53
[5]   SURFACE EFFECTS ON P-N JUNCTIONS - CHARACTERISTICS OF SURFACE SPACE-CHARGE REGIONS UNDER NON-EQUILIBRIUM CONDITIONS [J].
GROVE, AS ;
FITZGERALD, DJ .
SOLID-STATE ELECTRONICS, 1966, 9 (08) :783-+
[6]   FROM SUBSTRATE TO VLSI - INVESTIGATION OF HARDENED SIMOX WITHOUT EPITAXY, FOR DOSE, DOSE-RATE AND SEU PHENOMENA [J].
LERAY, JL ;
DUPONTNIVET, E ;
MUSSEAU, O ;
COIC, YM ;
UMBERT, A ;
LALANDE, P ;
PERE, JF ;
AUBERTONHERVE, AJ ;
BRUEL, M ;
JAUSSAUD, C ;
MARGAIL, J ;
GIFFARD, B ;
TRUCHE, R ;
MARTIN, F .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (06) :1355-1360
[7]  
LIM HK, 1983, IEEE T ELECTRON DEV, V30, P1244
[8]  
Nicollian E. H., 1982, MOS PHYSICS TECHNOLO, P84
[9]  
OUALID J, 1992, J PHYS, V3, P369
[10]  
OUALID J, 1991, DEC P ICM 91 CAIR, P341