Suitability of metal gate stacks for low-power and high-performance applications: Impact of carrier confinement

被引:5
作者
Kumar, A [1 ]
Solomon, PM [1 ]
机构
[1] IBM Corp, Thomas J Watson Res Ctr, Semicond Res & Dev Ctr, Yorktown Hts, NY 10598 USA
关键词
MOS devices; semiconductor device modeling; work function;
D O I
10.1109/TED.2006.872883
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simulation study is carried out to assess the competitiveness of metal gate stacks for low-power and high-performance technologies using realistic oxynitride and high-permittivity gate dielectric stacks having insulator leakages appropriate for each application. In the first part of this paper, the metal-gate work function is fixed at a value near midgap. For this value of work function, the performance (obtained from mixed-mode simulations of inverter delay chains) of metal gate stacks is found to exceed that of polysilicon gate stacks for low-power applications, but to be uncompetitive for high-performance applications. Both of these observations are explained by understanding the role of carrier confinement determined by the channel doping required for each application. In the second part of this paper, the metal-gate work function is allowed to vary in order to obtain the optimal work-function ranges for each application. Metal gate stacks are shown to be especially suitable for low-power applications over a wide range of possible work functions, with optimal performance away from the band edges. For high-performance applications, work functions near the band edges yield the best performance, but significant gains compared to polysilicon-gated devices are found only when additional scaling is achieved through a use of a high-permittivity gate insulator.
引用
收藏
页码:1208 / 1215
页数:8
相关论文
共 22 条
[1]   Simulation study on comparison between metal gate and polysilicon gate for sub-quarter-micron MOSFET's [J].
Abe, Y ;
Oishi, T ;
Shiozawa, K ;
Tokuda, Y ;
Satoh, S .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (12) :632-634
[2]  
Anil KG, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P190
[3]  
[Anonymous], PHYS SEMICONDUCTOR D
[4]   High-κ/metal-gate stack and its MOSFET characteristics [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Kavalieros, J ;
Metz, M .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410
[5]  
Datta S, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P653
[6]  
Doris B, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P631
[7]   Low field mobility of ultra-thin SOI N- and P-MOSFETs: Measurements and implications on the performance of ultra-short MOSFETs [J].
Esseni, D ;
Mastrapasqua, M ;
Celler, GK ;
Baumann, FH ;
Fiegna, C ;
Selmi, L ;
Sangiorgi, E .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :671-674
[8]   Effective electron mobility in Si inversion layers in metal-oxide-semiconductor systems with a high-κ insulator:: The role of remote phonon scattering [J].
Fischetti, MV ;
Neumayer, DA ;
Cartier, EA .
JOURNAL OF APPLIED PHYSICS, 2001, 90 (09) :4587-4608
[9]   Generalized scale length for two-dimensional effects in MOSFET's [J].
Frank, DJ ;
Taur, Y ;
Wong, HSP .
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) :385-387
[10]   Advanced gate stacks with fully silicided (FUSI) gates and high-κ dielectrics:: Enhanced performance at reduced gate leakage [J].
Gusev, EP ;
Cabral, C ;
Linder, BP ;
Kim, YH ;
Maitra, K ;
Cartier, E ;
Nayfeh, H ;
Amos, R ;
Biery, G ;
Bojarczuk, N ;
Callegari, A ;
Carruthers, R ;
Cohen, SA ;
Copel, M ;
Fang, S ;
Frank, M ;
Guha, S ;
Gribelyuk, M ;
Jamison, P ;
Jammy, R ;
Ieong, M ;
Kedzierski, J ;
Kozlowski, P ;
Ku, V ;
Lacey, D ;
LaTulipe, D ;
Narayanan, V ;
Ng, H ;
Nguyen, P ;
Newbury, J ;
Paruchuri, V ;
Rengarajan, R ;
Shahidi, G ;
Steegen, A ;
Steen, M ;
Zafar, S ;
Zhang, Y .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :79-82