46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology

被引:37
作者
Felder, A [1 ]
Moller, M [1 ]
Popp, J [1 ]
Bock, J [1 ]
Rein, HM [1 ]
机构
[1] RUHR UNIV BOCHUM,AG HALBLEITERBAUELEMENTE,W-4630 BOCHUM,GERMANY
关键词
D O I
10.1109/4.499723
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-speed multiplexers, demultiplexers, and static frequency dividers are key electronic components in future optical broadband communication systems, In this paper we present a 50 Gb/s multiplexer, a 46 Gb/s demultiplexer, and a 30 GHz static frequency divider, The IC's were fabricated in a self-aligning double-polysilicon bipolar technology using state-of-the-art production process modules, The achieved results are record speeds not only for silicon, but, except for the static divider, for all semiconductor technologies, The high performance of this chipset shows that circuits in silicon bipolar technology will play an important role in future multigigabit-per-second fiber-optic communication systems, at data rates of 20 Gb/s or even at 40 Gb/s.
引用
收藏
页码:481 / 486
页数:6
相关论文
共 19 条
[1]  
BOCK J, 1995, P ESSDERC 95 HAG NET, P417
[2]   STATIC FREQUENCY-DIVIDERS FOR HIGH OPERATING SPEED (25 GHZ, 170MW) AND LOW-POWER CONSUMPTION (16 GHZ, 8MW) IN SELECTIVE EPITAXIAL SI BIPOLAR TECHNOLOGY [J].
FELDER, A ;
STENGL, R ;
HAUENSCHILD, J ;
REIN, HM ;
MEISTER, TF .
ELECTRONICS LETTERS, 1993, 29 (12) :1072-1074
[3]   25 GBIT/S DECISION CIRCUIT, 34 GBIT/S MULTIPLEXER, AND 40 GBIT/S DEMULTIPLEXER IC IN SELECTIVE EPITAXIAL SI BIPOLAR TECHNOLOGY [J].
FELDER, A ;
STENGL, R ;
HAUENSCHILD, J ;
REIN, HM ;
MEISTER, TF .
ELECTRONICS LETTERS, 1993, 29 (06) :525-527
[4]   COPLANAR-WAVE-GUIDE TEST FIXTURE FOR CHARACTERIZATION OF HIGH-SPEED DIGITAL CIRCUITS UP TO 40 GBIT/S [J].
GRONAU, G ;
FELDER, A .
ELECTRONICS LETTERS, 1993, 29 (22) :1939-1941
[5]   39.5-GHZ STATIC FREQUENCY-DIVIDER IMPLEMENTED IN ALINAS/GAINAS HBT TECHNOLOGY [J].
HAFIZI, M ;
JENSEN, JF ;
METZGER, RA ;
STANCHINA, WE ;
RENSCH, DB ;
ALLEN, YK .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) :612-614
[6]  
HAGIMOTO K, 1992, OFC 92, P48
[7]   DEMONSTRATION OF RETIMING CAPABILITY OF SILICON BIPOLAR TIME-DIVISION MULTIPLEXER OPERATING TO 24 GBIT/S [J].
HAUENSCHILD, J ;
REIN, HM ;
MCFARLAND, W ;
DOERNBERG, J ;
PETTENGILL, D .
ELECTRONICS LETTERS, 1991, 27 (11) :978-979
[8]   INFLUENCE OF TRANSMISSION-LINE INTERCONNECTIONS BETWEEN GIGABIT-PER-SECOND ICS ON TIME JITTER AND INSTABILITIES [J].
HAUENSCHILD, J ;
REIN, HM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :763-766
[9]  
HAUENSCHILD J, 1992, PROCEEDINGS OF THE 1992 BIPOLAR / BICMOS CIRCUITS AND TECHNOLOGY MEETING, P151, DOI 10.1109/BIPOL.1992.274062
[10]   OVER 40 GBIT/S ULTRAHIGH-SPEED MULTIPLEXER IC IMPLEMENTED WITH HIGH FMAXALGAAS/GAAS HBTS [J].
KURIYAMA, Y ;
ASAKA, M ;
SUGIYAMA, T ;
IIZUKA, N ;
OBARA, M .
ELECTRONICS LETTERS, 1994, 30 (05) :401-402