Accurate nano-EB lithography for 40-nm gate MOSFETs

被引:17
作者
Ochiai, Y
Manako, S
Samukawa, S
Takeuchi, K
Yamamoto, T
机构
[1] Fundamental Research Laboratories, NEC Corporation, Tsukuba 305
[2] Microlectron. Research Laboratories, NEC Corporation, Tsukuba 305
关键词
D O I
10.1016/0167-9317(95)00276-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nanometer electron beam lithography has been used for fabrication of sub-0.1 mu m MOSFETs. Chemically amplified resist as a single layer mask showed high resolution by optimizing the resist process. Proximity effect correction was applied and showed a good line width control. Operation of a 40nm-polysilicon gate NMOSFET was confirmed.
引用
收藏
页码:415 / 418
页数:4
相关论文
共 9 条
  • [1] PREBAKE EFFECTS IN CHEMICAL AMPLIFICATION ELECTRON-BEAM RESIST
    AZUMA, T
    MASUI, K
    TAKIGAMI, Y
    SASAKI, H
    SAKAI, K
    NOMAKI, T
    KATO, Y
    MORI, I
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1991, 30 (11B): : 3138 - 3141
  • [2] CLASSEN A, 1992, MICROELECTRON ENG, V17, P21, DOI 10.1016/0167-9317(92)90007-E
  • [3] LEE KF, IEDM93, P131
  • [4] NANOLITHOGRAPHY USING A CHEMICALLY AMPLIFIED NEGATIVE RESIST BY ELECTRON-BEAM EXPOSURE
    MANAKO, S
    OCHIAI, Y
    FUJITA, JI
    SAMOTO, N
    MATSUI, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (12B): : 6993 - 6997
  • [5] 10-NANOMETER RESOLUTION NANOLITHOGRAPHY USING NEWLY DEVELOPED 50-KV ELECTRON-BEAM DIRECT WRITING SYSTEM
    OCHIAI, Y
    BABA, M
    WATANABE, H
    MATSUI, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1991, 30 (11B): : 3266 - 3271
  • [6] ONO M, IEDM93, P119
  • [7] PULSE-TIME MODULATED ELECTRON-CYCLOTRON-RESONANCE PLASMA-ETCHING FOR HIGHLY SELECTIVE, HIGHLY ANISOTROPIC, AND LESS-CHARGING POLYCRYSTALLINE SILICON PATTERNING
    SAMUKAWA, S
    TERADA, K
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1994, 12 (06): : 3300 - 3305
  • [8] Takeuchi K, 1995, 1995 SYMPOSIUM ON VLSI TECHNOLOGY, P9, DOI 10.1109/VLSIT.1995.520834
  • [9] TAUR Y, IEDM93, P127