Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing

被引：16

作者：

Favalli, M ^{[1
]}

Metra, C

机构：

[1] Univ Ferrara, DI, I-44100 Ferrara, Italy

[2] Univ Bologna, DEIS, I-40136 Bologna, Italy

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 1999年 / 7卷 / 03期

关键词：

crosstalk faults; data buses; error detecting codes; self-checking circuits;

D O I：

10.1109/92.784100

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper analyses some of the most common error-detecting codes used in self-checking circuits with respect to the errors induced by crosstalk faults (CF's). The electrical-level behavior of circuits in the presence of CF's has been analyzed by considering these faults as parametric. A logic-level model providing the probability of errors has been abstracted and applied to the case of functional unit outputs (buses), Finally, the probability of detectable and undetectable errors has been evaluated for the parity, two-rail, m-out-of-n, and Berger codes, thus providing some design hint.

引用

收藏

页码：392 / 396

页数：5

相关论文

共 10 条

[1] Analytic models for crosstalk delay and pulse analysis under non-ideal inputs [J].

Chen, WJ ;

Gupta, SK ;

Breuer, MA .

ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :809-818

[2] Test generation in VLSI circuits for crosstalk noise [J].

Chen, WY ;

Gupta, SK ;

Breuer, MA .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :641-650

[3] MODELING AND SIMULATION OF INTERCONNECTION DELAYS AND CROSSTALKS IN HIGH-SPEED INTEGRATED-CIRCUITS [J].

GAO, DS ;

YANG, AT ;

KANG, SM .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (01) :1-9

[4]

MALY W, 1996, P IEEE EUR DES TEST, P19

[5] On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits [J].

Metra, C ;

Favalli, M ;

Olivo, P ;

Ricco, B .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) :770-776

[6] On-line detection of logic errors due to crosstalk, delay, and transient faults [J].

Metra, C ;

Favalli, M ;

Riccò, B .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :524-533

[7] On-line testing for VLSI - A compendium of approaches [J].

Nicolaidis, M ;

Zorian, Y .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (1-2) :7-20

[8] AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS [J].

RUBIO, A ;

ITAZAKI, N ;

XU, XO ;

KINOSHITA, K .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) :387-395

[9] Crosstalk reduction for VLSI [J].

Vittal, A ;

MarekSadowska, M .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) :290-298

[10]

ZAIN A, 1992, P IEEE INT C COMP AI, P444