A dynamic analysis of the Dickson charge pump circuit

被引:255
作者
Tanzawa, T [1 ]
Tanaka, T [1 ]
机构
[1] TOSHIBA CO LTD,ULSI,RES LAB,SAIWAI KU,KAWASAKI,KANAGAWA 210,JAPAN
关键词
charge pump circuit; equivalent circuit; optimum number of stages; power consumption; rise time;
D O I
10.1109/4.604079
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dynamics of the Dickson charge pump circuit have been analyzed. The analytical results enable the estimation of the rise time of the output voltage and that of the power consumption during boosting. By using this analysis, the optimum number of stages to minimize the rise time has been estimated as 1.4 N-min, where N-min is the minimum value of the number of stages necessary for a given parameter set of a supply voltage, threshold voltages of transfer diodes, and a boosted voltage. Moreover, the self-load capacitance of the charge pump, which should be charged up at the same time as the output load capacitance of the charge pump, has been estimated as about one-third of the total charge pump capacitance. As a result, the equivalent circuit of the charge pump has been modified. The analytical results have been in good agreement with the simulation results by the iteration method, typically within 10% for the rise time and within 2% for the power consumption. In case of a charge pump with MOS transfer transistors, the analytical result of the rise time has agreed with the SPICE simulation within 10%.
引用
收藏
页码:1231 / 1240
页数:10
相关论文
共 10 条
[1]  
DARRIGO S, 1989, ISSCC FEB, P132
[2]   DOUBLE AND TRIPLE CHARGE PUMP FOR POWER IC - IDEAL DYNAMIC-MODELS TO AN OPTIMIZED DESIGN [J].
DICATALDO, G ;
PALUMBO, G .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (01) :33-38
[3]  
DICATALDO G, 1994, P 7 MED EL C, P633
[4]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[5]  
KOBAYASHI S, 1995, ISSCC FEB, P122
[6]  
Sawada K, 1995, 1995 SYMPOSIUM ON VLSI CIRCUITS, P75, DOI 10.1109/VLSIC.1995.520692
[7]   A 30-A 30-V DMOS MOTOR CONTROLLER AND DRIVER [J].
STORTI, S ;
CONSIGLIERI, F ;
PAPARO, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1394-1401
[8]   A 5-V-ONLY OPERATION 0.6-MU-M FLASH EEPROM WITH ROW DECODER SCHEME IN TRIPLE-WELL STRUCTURE [J].
UMEZAWA, A ;
ATSUMI, S ;
KURIYAMA, M ;
BANBA, H ;
IMAMIYA, K ;
NARUKE, K ;
YAMADA, S ;
OBI, E ;
OSHIKIRI, M ;
SUZUKI, T ;
TANAKA, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1540-1546
[9]   ANALYSIS AND MODELING OF ON-CHIP HIGH-VOLTAGE GENERATOR CIRCUITS FOR USE IN EEPROM CIRCUITS [J].
WITTERS, JS ;
GROESENEKEN, G ;
MAES, HE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1372-1380
[10]   DESIGN OF A 60-V 10-A INTELLIGENT POWER SWITCH USING STANDARD CELLS [J].
WONG, SL ;
VENKITASUBRAHMANIAN, S ;
KIM, MJ ;
YOUNG, JC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (03) :429-432