ANALYSIS AND MODELING OF ON-CHIP HIGH-VOLTAGE GENERATOR CIRCUITS FOR USE IN EEPROM CIRCUITS

被引:84
作者
WITTERS, JS
GROESENEKEN, G
MAES, HE
机构
关键词
D O I
10.1109/JSSC.1989.572617
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1372 / 1380
页数:9
相关论文
共 10 条
[1]   SEMIEMPIRICAL MODEL FOR THE THRESHOLD VOLTAGE OF A DOUBLE IMPLANTED MOSFET AND ITS TEMPERATURE-DEPENDENCE [J].
ARORA, ND .
SOLID-STATE ELECTRONICS, 1987, 30 (05) :559-569
[2]   A MILLION-CYCLE CMOS 256K EEPROM [J].
CIOACA, D ;
LIN, T ;
CHAN, A ;
CHEN, L ;
MIHNEA, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) :684-692
[3]   ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].
DICKSON, JF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378
[4]   LOW-VOLTAGE SINGLE SUPPLY CMOS ELECTRICALLY ERASABLE READ-ONLY MEMORY [J].
GERBER, B ;
FELLRATH, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (07) :1211-1216
[5]   A QUANTITATIVE MODEL FOR THE CONDUCTION IN OXIDES THERMALLY GROWN FROM POLYCRYSTALLINE SILICON [J].
GROESENEKEN, G ;
MAES, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (07) :1028-1042
[6]   ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY CELL USING A FLOATING-GATE STRUCTURE [J].
GUTERMAN, DC ;
RIMAWI, IH ;
CHIU, TL ;
HALVORSON, RD ;
MCELROY, DJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (04) :576-586
[7]  
Mielke N., 1987, P INT REL PHYS S, P85
[8]   HIGH-VOLTAGE REGULATION AND PROCESS CONSIDERATIONS FOR HIGH-DENSITY 5 V-ONLY E2PROMS [J].
OTO, DH ;
DHAM, VK ;
GUDGER, KH ;
REITSMA, MJ ;
GONGWER, GS ;
YAW, WH ;
OLUND, JF ;
JONES, HS ;
NIEH, STK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) :532-538
[9]  
SHELTON EK, 1980, ELECTRONICS, V53, P89
[10]  
SZE SM, 1981, PHYSICS SEMICONDUCTO