Consistent model for short-channel nMOSFET after hard gate oxide breakdown

被引:69
作者
Kaczer, B [1 ]
Degraeve, R [1 ]
De Keersgieter, A [1 ]
Van de Mieroop, K [1 ]
Simons, V [1 ]
Groeseneken, G [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
CMOSFETs; dielectric breakdown; equivalent circuits; simulation;
D O I
10.1109/16.987123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dissimilar post-hard-breakdown nMOSFET characteristics are consistently explained by the location of a constant-size breakdown path. Device simulations with the breakdown path modeled as a narrow inclusion of highly doped n-type silicon well reproduce all postbreakdown nFET characteristics, including the substrate current behavior, for both gate-to-substrate and gate-to-extension breakdowns. An equivalent circuit describing the gate current in an nFET after hard gate-oxide breakdown is proposed.
引用
收藏
页码:507 / 513
页数:7
相关论文
共 20 条
[1]   Characterization of soft breakdown in thin oxide NMOSFETs based on the analysis of the substrate current [J].
Crupi, F ;
Iannaccone, G ;
Crupi, I ;
Degraeve, R ;
Groeseneken, G ;
Maes, HE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) :1109-1113
[2]   Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications [J].
Degraeve, R ;
Kaczer, B ;
De Keersgieter, A ;
Groeseneken, G .
39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, :360-366
[3]  
Ghani T., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P415, DOI 10.1109/IEDM.1999.824182
[4]   Cross-sectional transmission electron microscope studies on intrinsic breakdown spots of thin gate oxides [J].
Ikeda, S ;
Okihara, M ;
Uchida, H ;
Hirashita, N .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (5A) :2561-2564
[5]   Consistent model for short-channel nMOSFET post-hard-breakdown characteristics [J].
Kaczer, B ;
Degraeve, R ;
De Keersgieter, A ;
Van de Mieroop, K ;
Bearda, T ;
Groeseneken, G .
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, :121-122
[6]   Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability [J].
Kaczer, B ;
Degraeve, R ;
Rasras, M ;
Van de Mieroop, K ;
Roussel, PJ ;
Groeseneken, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) :500-506
[7]   Impact of MOSFET oxide breakdown on digital circuit operation and reliability [J].
Kaczer, B ;
Degraeve, R ;
Groeseneken, G ;
Rasras, M ;
Kubicek, S ;
Vandamme, E ;
Badenes, G .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :553-556
[8]   Explanation of nMOSFET substrate current after hard gate oxide breakdown [J].
Kaczer, B ;
Degraeve, R ;
De Keersgieter, A ;
Rasras, M ;
Groeseneken, G .
MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) :155-160
[9]  
LINDER MP, 2000, S VLSI TECHNOL DIG, P214
[10]  
Okada K., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P57, DOI 10.1109/VLSIT.1999.799338