A high-performance five-channel NMOSFET using selective epitaxial growth and lateral solid phase epitaxy

被引:4
作者
Kumar, M [1 ]
Liu, HT [1 ]
Sin, JKO [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect Engn & Elect, Kowloon, Hong Kong, Peoples R China
关键词
double-gate; gate-all-around; selective epitaxy; solid-phase epitaxy; vertical transistor;
D O I
10.1109/55.998870
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a novel Five-Channel NMOSFET (FC-NMOS) using selective epitaxial growth (SEG) and lateral solid phase epitaxy (LSPE) is reported. The FC-NMOS is an integration of a conventional bulk NMOS, two vertical NMOS, and a gate-all-around NMOS. The top silicon layer for implementing the gate-all-around structure is obtained by using the LSPE with the SEG pillar as the silicon seed. The FC-NMOS has a 3.6x higher current drive as compared to the conventional bulk NMOS. This makes the FC-NMOS very promising for VLSI/ULSI applications.
引用
收藏
页码:261 / 263
页数:3
相关论文
共 8 条
[1]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[2]   Fabrication of gate-all-around transistors using metal induced lateral crystallization [J].
Chan, VWC ;
Chan, PCH .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (02) :80-82
[3]  
Hergenrother J. M., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P75, DOI 10.1109/IEDM.1999.823850
[4]   Novel silicon epitaxy for advanced MOSFET devices [J].
Neudeck, GW ;
Su, TC ;
Denton, JP .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :169-172
[5]   Enhanced growth mechanism in lateral solid-phase epitaxy of Si films simultaneously doped with P and Ge atoms [J].
Oh, JH ;
Kim, CJ ;
Ishiwara, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (03) :1605-1610
[6]   50-nm vertical sidewall transistors with high channel doping concentrations [J].
Schulz, T ;
Rösner, W ;
Risch, L ;
Langmann, U .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :61-64
[7]   Self-aligned (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel [J].
Wong, HSP ;
Chan, KK ;
Taur, Y .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :427-430
[8]  
Yeo YC, 2000, IEEE ELECTR DEVICE L, V21, P161, DOI 10.1109/55.830968