Comprehensive analysis of an isolation area obtained by local oxidation of silicon without field implant

被引:3
作者
Fay, JL
Beluch, J
Allirand, L
Brosset, D
Despax, B
Bafleur, M
Sarrabayrouse, G
机构
[1] Motorola Semicond SA, F-31023 Toulouse, France
[2] Lab Genie Elect Toulouse, F-31062 Toulouse, France
[3] Lab Anal & Architecture Syst, CNRS, UPR 8001, F-31077 Toulouse, France
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 1999年 / 38卷 / 9A期
关键词
parasitic MOS; plasma deposited oxides; LPCVD silicon nitride; fixed positive charges; surface states;
D O I
10.1143/JJAP.38.5012
中图分类号
O59 [应用物理学];
学科分类号
摘要
Isolation area, obtained by local oxidation of silicon (LOCOS) without field implant, naturally shows a high sensitivity of the leakage current to fixed charges in metal oxide semiconductor (MOS) parasitic transistors. It has been shown that during the deposition of the nitride capacitor insulator-layer, fixed charges are generated in the underlying plasma-deposited oxides. The behavior of the P-channel MOS PMOS) parasitic transistor can be well accounted for by considering fixed charge creation in the thick part of the gate insulator. In the case of the N-channel MOS (NMOS) transistor, the leakage current is controlled by the bird's beak region where a high interface state density exists. The NMOS behavior has been explained taking into account the charge creation as well as a decrease in interface state density during nitride deposition. A new "recipe" for the nitride deposition based on a very low thermal budget has been established. Finally, a high threshold voltage and a reasonably low leakage current have been achieved for both the NMOS and PMOS parasitic transistors.
引用
收藏
页码:5012 / 5017
页数:6
相关论文
共 13 条
[1]  
BRISSET C, 1996, IEEE T NUCL SCI, V43, P861
[2]  
BUTLER J, 1990, VMIC C SANT CLAR 12, P387
[3]  
CROSTA DA, 1996, J VAC SCI TECHNOL A, V14, P709
[4]  
CROSTA DA, 1996, J ELECTROCHEM SOC, V143, P1079
[5]   Charge pumping analysis of radiation effects in LOCOS parasitic transistors [J].
Flament, O ;
Autran, JL ;
Paillet, P ;
Roche, P ;
Faynot, O ;
Truche, R .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1997, 44 (06) :1930-1938
[6]   A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].
GROESENEKEN, G ;
MAES, HE ;
BELTRAN, N ;
DEKEERSMAECKER, RF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53
[7]   EFFECT OF DEVICE PROCESSING CONDITIONS ON EXTENDED DISLOCATIONS AND DEFECTS IN TI-SALICIDED SOURCE/DRAIN REGIONS OF SILICON INTEGRATED-CIRCUITS [J].
GULDI, RL .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1993, 140 (12) :3650-3657
[9]  
IBOK E, 1991, VMIC C SANT CLAR 11, P369
[10]  
KERN W, 1985, SOLID STATE TECHNOL, P171