Extraction of physical parameters of strained-silicon MOSFETs from C-V measurement

被引:7
作者
Chandrasekaran, K [1 ]
Zhou, X [1 ]
Ben Chiah, S [1 ]
Shangguan, W [1 ]
See, GH [1 ]
Bera, LK [1 ]
Balasubramanian, N [1 ]
Rustagi, SC [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
来源
PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE | 2005年
关键词
D O I
10.1109/ESSDER.2005.1546699
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a methodology for extraction of the physical parameters of strained-silicon MOSFET from one capacitance-voltage (C-V) measurement based on physics-based compact model and conventional C-V characterization techniques. The extracted physical parameters (such as strained-silicon layer thickness and doping as well as conduction band offset) are used to create a numerical (Medici) device structure, from which the simulated C-V data is compared with the measured data as well as that from the compact model (Xsim), which validates the extraction technique. The proposed approach provides a simple yet physical means to probe into strained-silicon MOSFFET structures useful for characterize and model these devices, which are emerged as promising candidates for the enhancement and extension to conventional bulk-Si CMOS technology.
引用
收藏
页码:521 / 524
页数:4
相关论文
共 12 条
[1]  
CHANDRASEKARAN K, UNPUB EFFECT SUBSTRA
[2]  
CHANDRASEKRAN K, UNPUB IEEE T ELECT D
[3]   C-V characterization of strained Si/SiGe multiple heterojunction capacitors as a tool for heterojunction MOSFET channel design [J].
Chattopadhyay, S ;
Kwa, KSK ;
Olsen, SH ;
Driscoll, LS ;
O'Neill, AG .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2003, 18 (08) :738-744
[4]   HOLE CONFINEMENT IN MOS-GATED GEXSI1-X/SI HETEROSTRUCTURES [J].
GARONE, PM ;
VENKATARAMAN, V ;
STURM, JC .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) :230-232
[5]  
Hoyt JL, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P23, DOI 10.1109/IEDM.2002.1175770
[6]   Strained-Si heterostructure field effect transistors [J].
Maiti, CK ;
Bera, LK ;
Chattopadhyay, S .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1998, 13 (11) :1225-1246
[7]  
Rim K, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P43, DOI 10.1109/IEDM.2002.1175775
[8]  
SEE GH, 2005, P NSTI NAN 2005 AN M
[9]  
*SYNOPSYS, 2003, MED US MAN
[10]   NEW TECHNIQUE FOR THE CHARACTERIZATION OF SI SIGE LAYERS USING HETEROSTRUCTURE MOS CAPACITORS [J].
VOINIGESCU, SP ;
INIEWSKI, K ;
LISAK, R ;
SALAMA, CAT ;
NOEL, JP ;
HOUGHTON, DC .
SOLID-STATE ELECTRONICS, 1994, 37 (08) :1491-1501