A novel gate-overlapped LDD poly-si thin-film transistor

被引:11
作者
Choi, KY
Han, MK
机构
[1] School of Electrical Engineering, Seoul National University
关键词
D O I
10.1109/55.545772
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We fabricate a new polycrystalline silicon thin-film transistor (poly-Si TFT), called a gate-overlapped lightly doped drain (GO LDD) TFT, which reduces the leakage current without sacrificing the ON current, A new GO-LDD TFT, of which the electrical characteristics are tolerable to the change of LDD doping concentration, can be easily fabricated by employing the buffer oxide without any additional LDD implantation, The change of ON current due to the misalignment of the LDD region may be eliminated, Experimental results show that the leakage current of the proposed TFT's is reduced by two orders of magnitude, compared with that of conventional nonoffset TFT, while the ON current is not decreased, It is observed that the ON/OFF current ratio is not changed significantly with LDD doping concentration and LDD length.
引用
收藏
页码:566 / 568
页数:3
相关论文
共 11 条
[1]   Two-step annealed polycrystalline silicon thin-film transistors [J].
Choi, KY ;
Han, MK .
JOURNAL OF APPLIED PHYSICS, 1996, 80 (03) :1883-1890
[2]   ANOMALOUS LEAKAGE CURRENT IN LPCVD POLYSILICON MOSFETS [J].
FOSSUM, JG ;
ORTIZCONDE, A ;
SHICHIJO, H ;
BANERJEE, SK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) :1878-1884
[3]  
Hack M., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P252, DOI 10.1109/IEDM.1988.32804
[4]   DEVICE SENSITIVITY OF FIELD-PLATED POLYSILICON HIGH-VOLTAGE TFTS AND THEIR APPLICATION TO LOW-VOLTAGE OPERATION [J].
HUANG, TY ;
WU, IW ;
LEWIS, AG ;
CHIANG, A ;
BRUCE, RH .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (11) :541-543
[5]   A SIMPLER 100-V POLYSILICON TFT WITH IMPROVED TURN-ON CHARACTERISTICS [J].
HUANG, TY ;
WU, IW ;
LEWIS, AG ;
CHIANG, A ;
BRUCE, RH .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (06) :244-246
[6]   STRUCTURAL DIMENSION EFFECTS OF PLASMA HYDROGENATION ON LOW-TEMPERATURE POLY-SI THIN-FILM TRANSISTORS [J].
KIM, YS ;
CHOI, KY ;
LEE, SK ;
MIN, BH ;
HAN, MK .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B) :649-653
[7]   A MODEL FOR THE ELECTRIC-FIELD IN LIGHTLY DOPED DRAIN STRUCTURES [J].
MAYARAM, K ;
LEE, JC ;
HU, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (07) :1509-1518
[8]   A NOVEL OFFSET GATED POLYSILICON THIN-FILM-TRANSISTOR WITHOUT AN ADDITIONAL OFFSET MASK [J].
MIN, BH ;
PARK, CM ;
HAN, MK .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (05) :161-163
[9]   LEAKAGE CURRENT CHARACTERISTICS OF OFFSET-GATE-STRUCTURE POLYCRYSTALLINE-SILICON MOSFETS [J].
SEKI, S ;
KOGURE, O ;
TSUJIYAMA, B .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :434-436
[10]   CHARACTERISTICS OF OFFSET-STRUCTURE POLYCRYSTALLINE-SILICON THIN-FILM TRANSISTORS [J].
TANAKA, K ;
ARAI, H ;
KOHDA, S .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (01) :23-25