A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications

被引:46
作者
Mehr, I [1 ]
Dalton, D
机构
[1] Analog Devices Inc, Wilmington, MA 01877 USA
[2] Analog Devices Inc, Limerick, Ireland
关键词
analog-to-digital converter (ADC); flash converter; read channel;
D O I
10.1109/4.772405
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The analog-to-digital conversion required in most disk-drive read-channel applications is designed for good dynamic and noise performance over a wide-input frequency range. This paper presents a 500-MSample/s, 6-bit analog-to-digital converter (ADC) and its embedded implementation inside a disk-drive read channel, using a 0.35-mu m CMOS double-poly (only one poly layer was used in the ADC), triple-metal process. The converter achieves better than 5 effective number of bits (ENOB) for input frequencies up to Nyquist frequency (f(in) = f(s)/2) and sampling frequencies f(s) up to 400 MHz, It also achieves better that 5.6 ENOB for input frequencies up to f(s)/4 over process, temperature, and power-supply variations. At maximum speed (f(s) = 500 MHz), the converter still achieves better than 5 ENOB for input frequencies up to f(in) = 200 MHz. Low-frequency performance is characterized by DNL < 0.32 LSB and INL < 0.2 LSB. The converter consumes 225 mW from a 3.3-V supply when running at 300 MHz and occupies 0.8 mm(2) of chip area.
引用
收藏
页码:912 / 920
页数:9
相关论文
共 19 条
[1]  
[Anonymous], IEEE ISSCC
[2]   Design techniques for a low-power low-cost CMOS A/D converter [J].
Chang, DY ;
Lee, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) :1244-1248
[3]  
CONWAY T, 1998, VLSI CIRC JUN, P152
[4]  
FLYNN M, 1998, ISSCC, P150
[5]   CMOS folding A/D converters with current-mode interpolation [J].
FLynn, MP ;
Allstot, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (09) :1248-1257
[6]   OPTIMIZATION OF CHOPPER AMPLIFIERS FOR SPEED AND GAIN [J].
FOTOUHI, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (07) :823-828
[7]   A 400-MHZ INPUT FLASH CONVERTER WITH ERROR CORRECTION [J].
MANGELSDORF, CW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :184-191
[8]   A CMOS continuous-time G(m)-C filter for PRML read channel applications at 150 mb/s and beyond [J].
Mehr, I ;
Welland, DR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) :499-513
[9]   A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers [J].
Nagaraj, K ;
Fetterman, HS ;
Anidjar, J ;
Lewis, SH ;
Renninger, RG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :312-320
[10]   Error suppressing encode logic of FCDL in a 6-b flash A/D converter [J].
Ono, K ;
Matsuura, T ;
Imaizumi, E ;
Okazawa, H ;
Shimokawa, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (09) :1460-1464