Impact of the polysilicon doping level on the properties of the silicon/oxide interface in polysilicon/oxide/silicon capacitor structures

被引:6
作者
Leveugle, C
Hurley, PK
Mathewson, A
Moran, S
Sheehan, E
Kalnitsky, A
Lepert, A
Beinglass, I
Venkatesan, M
机构
[1] NMRC, University College Cork, Lee Maltings, Prospect Row, Cork
[2] SGS-Thomson, Crolles-cedex
[3] Applied Materials, Santa Clara
关键词
D O I
10.1016/S0167-9317(97)00051-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, new observations noted in the capacitance-voltage (CV) behaviour of polysilicon/oxide/silicon capacitor structures are reported. As the doping concentration in the polysilicon layer is reduced, anomalous CV characteristics are observed, which are not related to depletion into the polysilicon layer. By examination of the temperature and frequency dependence of the CV characteristics, in conjunction with analysis and simulation, it is demonstrated that the anomalous CV behaviour is a result of a high density of near monoenergetic interface states located at the silicon/oxide interface. Furthermore, by an examination of the temperature and time of the final anneal (H-2 + N-2), a mechanism by which the polysilicon doping level can influence the silicon/oxide interface properties is proposed.
引用
收藏
页码:215 / 218
页数:4
相关论文
共 9 条
[1]   ANNEALING AND CHARGING OF SLOW AND FAST STATES IN METAL-TUNNEL OXIDE-SILICON DIODES MEASURED USING CAPACITANCE-VOLTAGE AND CURRENT-VOLTAGE TECHNIQUES [J].
ANDERSSON, MO ;
LUNDGREN, P ;
ENGSTROM, O ;
FARMER, KR .
MICROELECTRONIC ENGINEERING, 1993, 22 (1-4) :235-238
[2]   ATOMIC HYDROGEN-INDUCED DEGRADATION OF THE SI/SIO2 STRUCTURE [J].
CARTIER, E ;
STATHIS, JH .
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) :3-10
[3]   INVESTIGATION OF THE PHYSICAL MODELING OF THE GATE-DEPLETION EFFECT [J].
HABAS, P ;
FARICELLI, JV .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) :1496-1500
[4]  
HSU, 1985, IEEE ELECT DEVICE LE, V6
[5]   INTERFACE STATES IN MOS STRUCTURES WITH 20-40 A THICK SIO2 FILMS ON NONDEGENERATE SI [J].
KAR, S ;
DAHLKE, WE .
SOLID-STATE ELECTRONICS, 1972, 15 (02) :221-+
[6]   A STUDY ON THE PHYSICAL-MECHANISM IN THE RECOVERY OF GATE CAPACITANCE TO C0X IN IMPLANTED POLYSILICON MOS STRUCTURES [J].
LEE, SW ;
LIANG, CL ;
PAN, CS ;
LIN, W ;
MARK, JB .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (01) :2-4
[7]   ANOMALOUS C-V CHARACTERISTICS OF IMPLANTED POLY MOS STRUCTURE IN N+/P+ DUAL-GATE CMOS TECHNOLOGY [J].
LU, CY ;
SUNG, JM ;
KIRSCH, HC ;
HILLENIUS, SJ ;
SMITH, TE ;
MANCHANDA, L .
IEEE ELECTRON DEVICE LETTERS, 1989, 10 (05) :192-194
[8]  
SETO JYW, 1975, J APPL PHYS, V46
[9]  
SILVACO, DEVICE SIMULATION FR