Complementary heterostructure FET technology for low power, high speed digital applications

被引:12
作者
Fulkerson, DE
Baier, S
Nohava, J
Hochhalter, R
机构
[1] Honeywell Technology Center, Honeywell Inc., M.S. MN65-2500, Minneapolis, MN 55418
关键词
D O I
10.1016/0038-1101(95)00166-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A quantitative comparison is given between complementary heterostructure FET (CHFET) and silicon-on-insulator (SOI) complementary logic gates. Using the same power supply(1.3 V), the same gate length (0.7 mu m), and the same gate capacitance for the transistors, it is shown that CHFET logic circuits are 2-3 times faster than SOI at the same power, even when driving long on-chip lines. The CHFET logic circuits are 4-9 times lower in power than SOI at the same frequency. The performance advantage of CHFET is due to the high electron velocity in the n-channel transistors. Experimental results of actual CHFET standard cells verify the claims. This paper also shows good agreement between actual CHFET logic performance and the predictions of a SPICE model.
引用
收藏
页码:461 / 469
页数:9
相关论文
共 22 条
[1]  
ABROKWAH JK, 1993, GAAS IC SYMPOSIUM - TECHNICAL DIGEST 1993, P127, DOI 10.1109/GAAS.1993.394486
[2]   A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .1. DESIGN AND CHARACTERIZATION [J].
CHANG, WH ;
DAVARI, B ;
WORDEMAN, MR ;
TAUR, Y ;
HSU, CCH ;
RODRIGUEZ, MD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) :959-966
[3]   A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .2. TECHNOLOGY [J].
DAVARI, B ;
CHANG, WH ;
PETRILLO, KE ;
WONG, CY ;
MOY, D ;
TAUR, Y ;
WORDEMAN, MR ;
SUN, JYC ;
HSU, CCH ;
POLCARI, MR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) :967-975
[4]  
DRUMMOND T, 1982, IEEE ELECT DEVICE LE, V3, P339
[5]   MONTE-CARLO SIMULATION OF TRANSPORT IN TECHNOLOGICALLY SIGNIFICANT SEMICONDUCTORS OF THE DIAMOND AND ZINCBLENDE STRUCTURES .2. SUBMICROMETER MOSFETS [J].
FISCHETTI, MV ;
LAUX, SE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :650-660
[6]   FEEDBACK FET LOGIC - A ROBUST, HIGH-SPEED, LOW-POWER GAAS LOGIC FAMILY [J].
FULKERSON, DE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) :70-74
[7]   A SIMPLE PHYSICAL MODEL INCLUDING VELOCITY OVERSHOOT FOR N-CHANNEL HETEROSTRUCTURE FETS [J].
FULKERSON, DE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (09) :2186-2188
[8]   DIGITAL GAAS-FET VERSUS SI FET GATE DELAY AS PREDICTED FROM THE ELECTRON VELOCITY [J].
FULKERSON, DE .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :745-748
[9]  
Grider D. E., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P235, DOI 10.1109/IEDM.1991.235459
[10]  
GROSS BJ, 1993, GAAS IC S