FEEDBACK FET LOGIC - A ROBUST, HIGH-SPEED, LOW-POWER GAAS LOGIC FAMILY

被引:5
作者
FULKERSON, DE
机构
[1] Honeywell Systems and Research Center, Bloom-, ington, MN
关键词
D O I
10.1109/4.65714
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The high speed and low power of feedback FET logic (FFL) is mainly due to a push-pull output stage with a feedback inverter that shuts off the output current after the logic high state has been reached. FFL is lower in power and is two to four times faster than comparable GaAs direct-coupled FET logic and Si CMOS and Si BiCMOS when driving on-chip capacitances that are typical of large IC's.
引用
收藏
页码:70 / 74
页数:5
相关论文
共 10 条
[1]   A 500-MHZ 16X16 COMPLEX MULTIPLIER USING SELF-ALIGNED GATE GAAS HETEROSTRUCTURE FET TECHNOLOGY [J].
AKINWANDE, AI ;
MACTAGGART, IR ;
BETZ, BK ;
GRIDER, DE ;
LANGE, TH ;
NOHAVA, JC ;
TETZLAFF, DE ;
ARCH, DK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1295-1300
[2]  
FULKERSON DE, 1989, Patent No. 4810969
[3]   HIGH-PERFORMANCE BICMOS 100K-GATE ARRAY [J].
GALLIA, JD ;
YEE, AL ;
CHAU, KK ;
WANG, IF ;
DAVIS, H ;
SWAMY, S ;
NGUYEN, VM ;
RUPAREL, KN ;
MOORE, K ;
CHAE, B ;
LEMONDS, CE ;
EYRES, P ;
YOSHINO, T ;
SHAH, AH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :142-149
[4]  
GARDNER DS, 1987, IEEE T ELECTRON DEV, V34, P634
[5]  
JENSEN JF, 1987, 1987 GAAS IC S, P201
[6]   NOISE-MARGIN LIMITATIONS ON GALLIUM-ARSENIDE VLSI [J].
LONG, SI ;
SUNDARAM, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (04) :893-900
[7]  
VEENDRICK H, 1990, FEB P IEEE IN SOL ST, P86
[8]  
1990, ELECTRON NEWS 0212, P21
[9]  
1987, ELECTRON NEWS 1026, P10
[10]  
1988, ELECTRON NEWS 0411, P30