Hybrid integration of III-V optoelectronic devices on Si platform using BCB

被引:5
作者
Katsnelson, A [1 ]
Tokranov, V [1 ]
Yakimov, M [1 ]
Lamberti, M [1 ]
Oktyabrsky, S [1 ]
机构
[1] SUNY Albany, Sch NanoSci & NanoEngn, Albany, NY 12203 USA
来源
PHOTONICS PACKAGING AND INTEGRATION III | 2003年 / 4997卷
关键词
hybride integration; GaAs on Si; polymer bonding; optoelectronic devices;
D O I
10.1117/12.479453
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Inadequate performance of interconnects in emerging integrated circuitry has generated a need for alternative signal transmission solutions. Integration of dense arrays of high frequency III-V photoemitters and photodetectors with Si platform is one of the challenging tasks. Comparison of monolithic and hybrid integration technologies highlights the advantages of hybrid approaches at least for emitters highly sensitive to growth defects. A novel protocol for fabrication of III-V optoelectronic components such as LEDs, VCSELs and photodetectors on Si platform is proposed. The simulations of thermal behavior and mechanical stresses of this integration scheme was performed using finite element analysis and revealed adequate heat dissipation. Simulations show that this protocol allows to reduce overheating and mechanical stresses to enhance the optoelectronic devices performance and increase their lifetime. The III-V structures are grown homoepitaxialy on GaAs substrate, then bonded to a Si wafer using low-temperature polymer followed by wet etching of the substrate. The scheme involves VCSEL processing with coplanar metallization on Si with PMGI reflow planarization. MBE-grown reversed VCSEL structure was used for manufacturing of the test devices using this novel protocol. An AlAs etch stop layer was imbedded into the structure. 10 mum thick VCSEL structure was bonded on Si using BCB (Cyclotene(TM)). Substrate was completely removed by selective etching to reduce thermal stresses to enhance the optoelectronic devices performance and increase their lifetime. The array of the 3D devices was fabricated using wet etching. A 10 pm-thick high frequency VCSEL with coplanar metallization is processed on Si with PMGI reflow planarization. Electro-luminescence spectrum, IN and PT characteristics were measured and compared with a reference structure. It was found that measured thermal impedance is about five times higher than for devices on a host GaAs wafer. Simulation of thermal behavior was done for bonded and non-bonded structure. It was found that measured values of thermal impedance are in good agreement with simulation results.
引用
收藏
页码:198 / 205
页数:8
相关论文
共 12 条
[1]   THE EFFECT OF REDUCED GROWTH AREA BY SUBSTRATE PATTERNING ON MISFIT ACCOMMODATION IN MOLECULAR-BEAM EPITAXIALLY GROWN INXGA1-XAS/GAAS [J].
BEAM, EA ;
KAO, YC .
JOURNAL OF APPLIED PHYSICS, 1991, 69 (08) :4253-4262
[2]   III-V ON DISSIMILAR SUBSTRATES - EPITAXY AND ALTERNATIVES [J].
DEBOECK, J ;
DEMEESTER, P ;
BORGHS, G .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1994, 12 (04) :995-1002
[3]  
EBELING KJ, 1998, SEMICONDUCTOR QUANTU, P295
[4]   Integration of GaN with Si using a AuGe-mediated wafer bonding technique [J].
Funato, M ;
Fujita, S ;
Fujita, S .
APPLIED PHYSICS LETTERS, 2000, 77 (24) :3959-3961
[5]   BIAXIAL COMPRESSION IN GAAS THIN-FILMS GROWN ON SI [J].
JOSHKIN, V ;
ORLIKOVSKY, A ;
OKTYABRSKY, S ;
DOVIDENKO, K ;
KVIT, A ;
MUHAMEDZANOV, I ;
PASHAEV, E .
JOURNAL OF CRYSTAL GROWTH, 1995, 147 (1-2) :13-18
[6]   Selective etching of AlGaAs/GaAs structures using the solutions of citric acid H2O2 and de-ionized H2O buffered oxide etch [J].
Kim, JH ;
Lim, DH ;
Yang, GM .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (02) :558-560
[7]   Use of polyimide bonding for hybrid integration of a vertical cavity surface emitting laser on a silicon substrate [J].
Matsuo, S ;
Tateno, K ;
Nakahara, T ;
Tsuda, H ;
Kurokawa, T .
ELECTRONICS LETTERS, 1997, 33 (13) :1148-1149
[8]   Selective wet etching of GaAs on AlxGa1-xAs for AlGaAs/InGaAs/AlGaAs pseudomorphic high electron mobility transistor [J].
Moon, EA ;
Lee, JL ;
Yoo, HM .
JOURNAL OF APPLIED PHYSICS, 1998, 84 (07) :3933-3938
[9]   Emerging technologies for chip-level optical interconnects [J].
Oktyabrsky, S ;
Castracane, J ;
Kaloyeros, A .
OPTOELECTRONIC INTERCONNECTS, INTEGRATED CIRCUITS, AND PACKAGING, 2002, 4652 :213-224
[10]   MIGRATION ENHANCED EPITAXY GROWTH OF GAAS ON SI WITH (GAAS)1-X(SI2)X/GAAS STRAINED LAYER SUPERLATTICE BUFFER LAYERS [J].
RAO, TS ;
NOZAWA, K ;
HORIKOSHI, Y .
APPLIED PHYSICS LETTERS, 1993, 62 (02) :154-156