Adaptation of current signals with floating-gate circuits

被引:3
作者
Pesavento, A [1 ]
Horiuchi, T [1 ]
Diorio, F [1 ]
Koch, C [1 ]
机构
[1] CALTECH, Dept Elect Engn, Pasadena, CA 91125 USA
来源
PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99 | 1999年
关键词
D O I
10.1109/MN.1999.758855
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper we present a new; adaptive spatial-derivative circuit for use in CMOS image sensors. The circuit removes its offset as a natural part of its operation using a combination of electron tunneling and hot-electron injection to add or remove charge on a floating-gate of an auto-zeroing amplifier: We designed, fabricated and successfully tested a chip, with the circuit. Test results show that the circuit reduces the offsets by more than an order of magnitude.
引用
收藏
页码:128 / 134
页数:7
相关论文
共 22 条
[1]   A 128-pixel CMOS image sensor with integrated analog nonvolatile memory [J].
Aslam-Siddiqi, A ;
Brockherde, W ;
Schanz, M ;
Hosticka, BJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1497-1501
[2]   TRIMMING ANALOG CIRCUITS USING FLOATING-GATE ANALOG MOS MEMORY [J].
CARLEY, LR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) :1569-1575
[3]   IMPLEMENTATION AND PERFORMANCE OF AN ANALOG NONVOLATILE NEURAL-NETWORK [J].
CASTRO, HA ;
TAM, SM ;
HOLLER, MA .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1993, 4 (02) :97-113
[4]   ANALYSIS AND VERIFICATION OF AN ANALOG VLSI INCREMENTAL OUTER-PRODUCT LEARNING-SYSTEM [J].
CAUWENBERGHS, G ;
NEUGEBAUER, CF ;
YARIV, A .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03) :488-497
[5]  
DELBRUCK T, 1996, 30 CNS CALTECH
[6]   TRIMMING CMOS SMART IMAGER WITH TUNNEL-EFFECT NONVOLATILE ANALOG MEMORY [J].
DEVOS, F ;
ZHANG, M ;
NI, Y ;
PONE, JF .
ELECTRONICS LETTERS, 1993, 29 (20) :1766-1767
[7]   A complementary pair of four-terminal silicon synapses [J].
Diorio, C ;
Hasler, P ;
Minch, BA ;
Mead, C .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 13 (1-2) :153-166
[8]  
DOUGLAS R, 1995, ANNU REV NEUROSCI, V18, P255, DOI 10.1146/annurev.neuro.18.1.255
[9]  
GLASSER LA, 1985, CHAP HILL C VLSI, P61
[10]  
Harrison RR, 1998, ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, pA204