Manipulation and detection of single electrons for future information processing

被引:101
作者
Ono, Y [1 ]
Fujiwara, A [1 ]
Nishiguchi, K [1 ]
Inokawa, H [1 ]
Takahashi, Y [1 ]
机构
[1] NTT Corp, NTT Basic Res Labs, Kanagawa 2430198, Japan
关键词
D O I
10.1063/1.1843271
中图分类号
O59 [应用物理学];
学科分类号
摘要
The ultimate goal of future information processing might be the realization of a circuit in which one bit is represented by a single electron. Such a challenging circuit would comprise elemental devices whose tasks are to drag, transfer, and detect single electrons. In achieving these tasks, the Coulomb blockade, which occurs in tiny conducting materials, plays an important role. This paper describes the current status of research on such single-charge-control devices from the viewpoints of circuit applications. (C) 2005 American Institute of Physics.
引用
收藏
页数:19
相关论文
共 191 条
[51]   FREQUENCY-LOCKED TURNSTILE DEVICE FOR SINGLE ELECTRONS [J].
GEERLIGS, LJ ;
ANDEREGG, VF ;
HOLWEG, PAM ;
MOOIJ, JE ;
POTHIER, H ;
ESTEVE, D ;
URBINA, C ;
DEVORET, MH .
PHYSICAL REVIEW LETTERS, 1990, 64 (22) :2691-2694
[52]   TUNNELING TIME AND OFFSET CHARGING IN SMALL TUNNEL-JUNCTIONS [J].
GEERLIGS, LJ ;
ANDEREGG, VF ;
MOOIJ, JE .
PHYSICA B, 1990, 165 :973-974
[53]  
Grabert H., 1992, Single Charge Tunneling
[54]   A silicon single-electron transistor memory operating at room temperature [J].
Guo, LJ ;
Leobandung, E ;
Chou, SY .
SCIENCE, 1997, 275 (5300) :649-651
[55]   Mechanism of potential profile formation in silicon single-electron transistors fabricated using pattern-dependent oxidation [J].
Horiguchi, S ;
Nagase, M ;
Shiraishi, K ;
Kageshima, H ;
Takahashi, Y ;
Murase, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2001, 40 (1AB) :L29-L32
[56]  
Huber WH, 2001, EXPERIMENTAL IMPLEMENTATION OF QUANTUM COMPUTATION, P176
[57]   Experimental and simulation studies of single-electron-transistor-based multiple-valued logic [J].
Inokawa, H ;
Takahashi, Y .
33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, :259-266
[58]   A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors [J].
Inokawa, H ;
Fujiwara, A ;
Takahashi, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) :462-470
[59]   A compact analytical model for asymmetric single-electron tunneling transistors [J].
Inokawa, H ;
Takahashi, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) :455-461
[60]   A merged single-electron transistor and metal-oxide-semiconductor transistor logic for interface and multiple-valued functions [J].
Inokawa, H ;
Fujiwara, A ;
Takahashi, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B) :2566-2568