Heterogeneous process simulation tool integration

被引:7
作者
Sahul, ZH
Wang, KC
Hsiau, ZK
McKenna, EW
Dutton, RW
机构
[1] Integrated Circuits Laboratory, Stanford University, Stanford
关键词
D O I
10.1109/66.484281
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
An unified strategy for achieving heterogeneous tool integration within the technology computer-aided design (TCAD) realm is presented, Geometry, grid and surface mesh servers are defined and implemented in a program that contains the different data and provides common services for TCAD applications, These services form the backbone of the integration framework, Functional abstraction is used to provide unified access to the servers' data and procedures, The role of each server and their interactions, including those with applications, are delineated, Existing tools such as SUPREM-IV and SPEEDIE, together with new tools have been integrated to illustrate the utility and versatility of the approach, This paper discusses the integration strategy, shows results and fully specifies standard functional server interfaces needed for TCAD tool integration.
引用
收藏
页码:35 / 48
页数:14
相关论文
共 24 条
[1]   THE INTERTOOL PROFILE INTERCHANGE FORMAT - AN OBJECT-ORIENTED APPROACH [J].
BONING, DS ;
HEYTENS, ML ;
WONG, AS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (09) :1150-1156
[2]   OMEGA - AN OCTREE-BASED MIXED ELEMENT GRID ALLOCATOR FOR THE SIMULATION OF COMPLEX 3-D DEVICE STRUCTURES [J].
CONTI, P ;
HITSCHFELD, N ;
FICHTNER, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (10) :1231-1241
[3]   DATA STRUCTURING FOR PROCESS AND DEVICE SIMULATIONS [J].
CORBEX, CH ;
GERODOLLE, AF ;
MARTIN, SP ;
PONCET, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (04) :489-500
[4]   AN INTERCHANGE FORMAT FOR PROCESS AND DEVICE SIMULATION [J].
DUVALL, SG .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (07) :741-754
[5]  
FASCHING F, 1991, 4TH P INT C SIM SEM, P477
[6]   SEMICONDUCTOR WAFER REPRESENTATION FOR TCAD [J].
GILES, MD ;
BONING, DS ;
CHIN, GR ;
DIETRICH, WC ;
KARASICK, MS ;
LAW, ME ;
MOZUMDER, PK ;
NACKMAN, LR ;
RAJAN, VT ;
WALKER, DMH ;
WANG, RH ;
WONG, AS .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (01) :82-95
[7]   AN INTEGRATED DEVICE DESIGN ENVIRONMENT FOR SEMICONDUCTORS [J].
GOUGH, PA ;
JOHNSON, MK ;
WALKER, P ;
HERMANS, H .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (06) :808-821
[8]  
HELMSEN JJ, 1992, P WORKSHOP NUMERICAL, P3
[9]   VERIFICATION OF ANALYTIC POINT-DEFECT MODELS USING SUPREM-IV [J].
LAW, ME ;
DUTTON, RW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (02) :181-190
[10]  
LAW ME, 1994, THESIS U FLORIDA GAI