Optimum dimensions of the epilayer for third-order intermodulation distortion

被引:7
作者
de Vreede, LCN [1 ]
van Noort, W [1 ]
Jos, HFF [1 ]
de Graaff, HC [1 ]
Slotboom, JW [1 ]
Tauritz, JL [1 ]
机构
[1] Delft Univ Technol, Dept Informat Technol & Syst, Microwave Component Grp, ECTM,DIMES, NL-2600 GB Delft, Netherlands
来源
PROCEEDINGS OF THE 1998 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING | 1998年
关键词
D O I
10.1109/BIPOL.1998.741916
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dominant bipolar transistor distortion sources are identified with respect to the biasing conditions. Mixed-level simulator results are compared with small- and large-signal measurements. An optimum epilayer design map for third-order intermodulation distortion is presented.
引用
收藏
页码:168 / 171
页数:4
相关论文
共 7 条
[1]   Extension of the collector charge description for compact bipolar epilayer models [J].
de Vreede, LCN ;
de Graaff, HC ;
Tauritz, JL ;
Baets, RGF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :277-285
[2]   Advanced modeling of distortion effects in bipolar transistors using the Mextram model [J].
deVreede, LCN ;
deGraaff, HC ;
Mouthaan, K ;
deKok, M ;
Tauritz, JL ;
Baets, RGF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) :114-121
[3]  
DEVREEDE LCN, 1997, P ESSDERC 97
[4]   A MODEL FOR THE NONLINEAR BASE-COLLECTOR DEPLETION LAYER CHARGE AND ITS INFLUENCE ON INTERMODULATION DISTORTION IN BIPOLAR-TRANSISTORS [J].
JOS, HFF .
SOLID-STATE ELECTRONICS, 1990, 33 (07) :907-915
[5]   COLLECTOR MODEL DESCRIBING BIPOLAR-TRANSISTOR DISTORTION AT LOW VOLTAGES AND HIGH CURRENTS [J].
JOS, HFF .
SOLID-STATE ELECTRONICS, 1994, 37 (02) :341-352
[6]  
JUNKO SI, 1996, IEDM 96
[7]  
*U CAL BERK, CID SPIC BAS MIX LEV