A real-time motion estimation and compensation LSI with wide search range for MPEG2 video encoding

被引：30

作者：

Suguri, K ^{[1
]}

Minami, T ^{[1
]}

Matsuda, H ^{[1
]}

Kusaba, R ^{[1
]}

Kondo, T ^{[1
]}

Kasai, R ^{[1
]}

Watanabe, T ^{[1
]}

Sato, H ^{[1
]}

Shibata, N ^{[1
]}

Tashiro, Y ^{[1
]}

Izuoka, T ^{[1
]}

Shimizu, A ^{[1
]}

Kotera, H ^{[1
]}

机构：

[1] NIPPON TELEGRAPH & TEL PUBL CORP, HUMAN INTERFACE LABS, YOKOSUKA, KANAGAWA, JAPAN

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1996年 / 31卷 / 11期

关键词：

D O I：

10.1109/JSSC.1996.542318

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 [电气工程]; 0809 [电子科学与技术];

摘要：

This paper presents a motion estimation and compensation large scale integration (LSI) for the MPEG2 standard. An embedded RISC processor and special hardware modules enable the LSI to achieve a sufficient ability to perform realtime operation and provide the availability to realize many kinds of block matching algorithms. Using a three-step hierarchical telescopic search algorithm, a single chip accomplishes real-time motion estimation with search ranges of +/- 32.5 x +/- 32.5 pixels for motion vectors. The chip was fabricated using 0.5-mu m CMOS technology and has an area of 16.5 x 16.5 mm(2) and 2.0 M transistors.

引用

页码：1733 / 1741

页数：9

共 18 条

[1]

[Anonymous], IEEE T CIRCUITS SYST

[2]

ARMER J, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P401, DOI 10.1109/CICC.1995.518212

[3]

ARTIERI A, 1989, P ICASSP, P2453

[4]

MOTION ESTIMATION ARCHITECTURE FOR VIDEO COMPRESSION [J].

CHAN, E ;

PANCHANATHAN, S .

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (03) :292-297

[5]

HAYASHI N, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P409, DOI 10.1109/CICC.1995.518214

[6]

VLSI Architecture for Block-Matching Motion Estimation Algorithm [J].

Hsieh, Chaur-Heh ;

Lin, Ting-Pang .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) :169-175

[7]

A hardware/software concurrent design for a real-time SP@ML MPEG2 video-encoder chip set [J].

Ikeda, M ;

Okubo, T ;

Abe, T ;

Ito, Y ;

Tashiro, Y ;

Kasai, R .

EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, :320-326

[8]

A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search [J].

Ishihara, K ;

Masuda, S ;

Hattori, S ;

Nishikawa, H ;

Ajioka, Y ;

Yamada, T ;

Amishiro, H ;

Uramoto, S ;

Yoshimoto, M ;

Sumi, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1502-1509

[9]

KONDO T, 1996, IEEE MICRO APR, P51

[10]

Matsuda K., 1984, IEEE INT COMM C, P234

← 1 2 →