Effect of oxide interface roughness on the threshold voltage fluctuations in decanano MOSFETs with ultrathin gate oxides

被引:13
作者
Asenov, A [1 ]
Kaya, S [1 ]
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, Device Modelling Grp, Glasgow G12 8LT, Lanark, Scotland
来源
2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES | 2000年
关键词
D O I
10.1109/SISPAD.2000.871226
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we use the Density Gradient (DG) simulation approach to study, in 3-D, the effect of local oxide thickness fluctuations on the threshold voltage of decanano MOSFETs on a statistical scale. The random 2-D surfaces used to represent the interface are constructed using the standard assumptions for the auto-correlation function of the interface. The importance of the Quantum Mechanical effects when studying oxide thickness fluctuations are illustrated in several simulation examples.
引用
收藏
页码:135 / 138
页数:4
相关论文
共 10 条
[1]   QUANTUM CORRECTION TO THE EQUATION OF STATE OF AN ELECTRON-GAS IN A SEMICONDUCTOR [J].
ANCONA, MG ;
IAFRATE, GJ .
PHYSICAL REVIEW B, 1989, 39 (13) :9536-9540
[2]  
[Anonymous], 1999, INT TECHNOLOGY ROADM
[3]   Hierarchical approach to "atomistic" 3-D MOSFET simulation [J].
Asenov, A ;
Brown, AR ;
Davies, JH ;
Saini, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (11) :1558-1565
[4]   Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 μm MOSFET's:: A 3-D "atomistic" simulation study [J].
Asenov, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) :2505-2513
[5]  
Asenov A., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P535, DOI 10.1109/IEDM.1999.824210
[6]  
ASENOV A, UNPUB OXIDE THICKNES
[7]   SURFACE-ROUGHNESS AT THE SI(100)-SIO2 INTERFACE [J].
GOODNICK, SM ;
FERRY, DK ;
WILMSEN, CW ;
LILIENTAL, Z ;
FATHY, D ;
KRIVANEK, OL .
PHYSICAL REVIEW B, 1985, 32 (12) :8171-8186
[8]   Electron and hole quantization and their impact on deep submicron silicon p- and n-MOSFET characteristics [J].
Jallepalli, S ;
Bude, J ;
Shih, WK ;
Pinto, MR ;
Maziar, CM ;
Tasch, AF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :297-303
[9]   1.5 nm direct-tunneling gate oxide Si MOSFET's [J].
Momose, HS ;
Ono, M ;
Yoshitomi, T ;
Ohguro, T ;
Nakamura, S ;
Saito, M ;
Iwai, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1233-1242
[10]  
Rafferty C. S., 1998, Simulation of Semiconductor Processes and Devices 1998. SISPAD 98, P137