Reducing the substrate losses of RF integrated inductors

被引：26

作者：

Mernyei, F ^{[1
]}

Darrer, F

Pardoen, M

Sibrai, A

机构：

[1] Austria Mikro Syst Int AG, Budapest Design Off, H-1135 Budapest, Hungary

[2] Austria Mikro Syst Int AG, Dept Engn, Schloss Premstatten, A-8141 Unterpremstatten, Austria

来源：

IEEE MICROWAVE AND GUIDED WAVE LETTERS | 1998年 / 8卷 / 09期

关键词：

integrated inductor; on-chip spiral; quality factor; substrate loss;

D O I：

10.1109/75.720461

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter introduces a new method for reducing the substrate-related losses of integrated spiral inductors for radio frequency (RF) applications. Measurement based equivalent circuit parameters are demonstrated. Using our method the quality factor increased from 5.3 to 6.0 at 3.5 GHz at an 1.8-nH inductor.

引用

页码：300 / 301

页数：2

共 6 条

[1] High Q inductors for wireless applications in a complementary silicon bipolar process [J].

Ashby, KB ;

Koullias, IA ;

Finley, WC ;

Bastek, JJ ;

Moinian, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) :4-9

[2] LARGE SUSPENDED INDUCTORS ON SILICON AND THEIR USE IN A 2-MU-M CMOS RF AMPLIFIER [J].

CHANG, JYC ;

ABIDI, AA ;

GAITAN, M .

IEEE ELECTRON DEVICE LETTERS, 1993, 14 (05) :246-248

[3] A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors [J].

Craninckx, J ;

Steyaert, MSJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) :736-744

[4] The modeling, characterization, and design of monolithic inductors for silicon RF IC's [J].

Long, JR ;

Copeland, MA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) :357-369

[5]

NIKNEJAD AM, 1997, IEEE J SOLID-ST CIRC, V32, P375

[6] Challenges in the design of frequency synthesizers for wireless applications [J].

Razavi, B .

PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, :395-402

← 1 →