An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction

被引:57
作者
Ma, DS [1 ]
Ki, WH
Tsui, CY
机构
[1] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA
[2] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
关键词
adaptive output; dc level shifting; dynamic loss control; one-cycle control; switching converter;
D O I
10.1109/JSSC.2003.820844
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An integrated adaptive-output switching converter is presented. This converter adopts one-cycle control for fast line response and dual error correction loops for tight load regulation. A de level shifting technique is proposed to eliminate the use of negative supply and reference voltages in the controller and make the design compatible with standard digital CMOS process. The design accommodates both continuous and discontinuous conduction operations. To further enhance the efficiency, dynamic loss control on the power transistors is proposed to minimize the sum of switching and conduction losses. The design can be extended to other dc-dc and ac-dc conversions. The prototype of the buck converter was fabricated with a standard 0.5-mum digital CMOS process. Experimental results show that the converter is well regulated over an output range of 0.9-2.5 V, with a supply voltage of 3.3 V. The tracking speeds are 12.25 mus/V for a 1.6-V step-up output change:and 13.75 mus/V for a 1.6-V step-down output change, respectively, which are much faster than existing counterparts. Maximum efficiency of 93.7 % is achieved and high efficiency above 75 % is, retained over an output power ranging from 10 to 450 mW.
引用
收藏
页码:140 / 149
页数:10
相关论文
共 30 条
[1]   A dynamic voltage scaled microprocessor system [J].
Burd, TD ;
Pering, TA ;
Stratakos, AJ ;
Brodersen, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (11) :1571-1580
[2]   Energy minimization using multiple supply voltages [J].
Chang, JM ;
Pedram, M .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :436-443
[3]   Low-power digital filtering using multiple voltage distribution and adaptive voltage scaling [J].
Dhar, S ;
Maksimovic, D .
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, :207-209
[4]  
Dongsheng Ma, 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P379
[5]   A 0.5V power-supply scheme for low power LSIs using multi-Vt SOICMOS technology [J].
Fuse, T ;
Kameyama, A ;
Ohta, M ;
Ohuchi, K .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :219-220
[6]   An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter [J].
Goodman, J ;
Dancy, AP ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) :1799-1809
[7]   Embedded power supply for low-power DSP [J].
Gutnik, V ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :425-435
[8]   High-efficiency power amplifier using dynamic power-supply voltage for CDMA applications [J].
Hanington, G ;
Chen, PF ;
Asbeck, PM ;
Larson, LE .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1999, 47 (08) :1471-1476
[9]   A 63μW-standby-power microcontroller with on-chip hybrid regulator scheme [J].
Hiraki, M ;
Ito, T ;
Ashiga, K ;
Fujiwara, A ;
Ohashi, T ;
Hamano, T ;
Noda, T .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :225-228
[10]  
Ichiba F., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P54, DOI 10.1109/LPE.1999.799409