A new approach to the dynamic thermal modelling of semiconductor packages

被引:73
作者
Masana, FN [1 ]
机构
[1] Univ Politecn Catalunya, GDS, DEE, E-08028 Barcelona, Spain
关键词
D O I
10.1016/S0026-2714(01)00013-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a novel approach to the dynamic thermal characterisation of semiconductor packages. Conceived as an extension of the variable angle model for multilayer structures, the thermal capacitance of each layer is evaluated at the same time and for the same volume used to calculate the thermal resistance, which guarantees the coherence. Because this volume or lump is a function of system geometry, materials and boundary conditions, the model can be said to include 3D aspects. The thermal resistances and capacitances obtained from the model, each pair representing a layer of the structure, are used as input to an electric circuit simulator to obtain the transient response of the package. Moreover, some common assumptions usually made when interpreting the transient thermal response of semiconductor packages are revised and discussed in an attempt to clarify the scene. Particularly, the log-of-time derivative of the step response is shown to give all the information about the dynamic response when the characteristic time constants of the system are widely separated. In that particular case, otherwise very common in practice, a novel analytical method for the obtention of the characteristic time constants and associated amplitudes is presented and their results evaluated for different industrial power packages. (C) 2001 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:901 / 912
页数:12
相关论文
共 16 条
[1]   Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization - Part I: Fundamentals and theory [J].
Bagnoli, PE ;
Casarosa, C ;
Ciampi, M ;
Dallago, E .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1998, 13 (06) :1208-1219
[2]   Thermal resistance analysis by induced transient (TRAIT) method for power electronic devices thermal characterization - Part II: Practice and experiments [J].
Bagnoli, PE ;
Casarosa, C ;
Dallago, E ;
Nardoni, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1998, 13 (06) :1220-1228
[3]   Dynamic thermal characterization and modeling of packaged AlGaAs/GaAs HBT's [J].
Busani, M ;
Menozzi, R ;
Borgarino, M ;
Fantini, F .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2000, 23 (02) :352-359
[4]   AN ANALYSIS OF THE THERMAL RESPONSE OF POWER CHIP PACKAGES [J].
KADAMBI, V ;
ABUAF, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (06) :1024-1033
[5]   THERMAL-ANALYSIS OF MULTIPLE-LAYER STRUCTURES [J].
KOKKAS, AG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (11) :674-681
[6]  
Masana F.N., 1998, MIXDES 98, P233
[7]  
Masana F.N., 1997, MIXDES 97, P241
[8]   A closed form solution of junction to substrate thermal resistance in semiconductor chips [J].
Masana, FN .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1996, 19 (04) :539-545
[9]   Thermal characterisation of power modules [J].
Masana, FN .
MICROELECTRONICS RELIABILITY, 2000, 40 (01) :155-161
[10]  
PRITCHARD RL, 1967, ELECTRICAL CHARACTER, pCH9