The effect of native oxide on thin gate oxide integrity

被引:32
作者
Chin, A [1 ]
Lin, BC
Chen, WJ
Lin, YB
Thai, C
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[2] Natl Yun Lin Polytech Inst, Dept Mech Mat Engn, Huwei, Taiwan
[3] Chung Hua Univ, Dept Elect Engn, Hsinchu, Taiwan
关键词
D O I
10.1109/55.728901
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have studied the effect of native oxide on thin gate oxide integrity. Much improved leakage current of gate oxide can be obtained by in situ desorbing the native oxide using a HF-vapor treated and H-2 backed process. Furthermore, extremely sharp interface between oxide and Si is obtained, and good oxide reliability is achieved even under a high current density stress of 11 A/cm(2) and a large charge injection of 7.0 x 10(4) C/cm(2). The presence of native oxide will increase the interface roughness, gate oxide leakage current and stress-induced hole trap.
引用
收藏
页码:426 / 428
页数:3
相关论文
共 15 条
[1]   HIGH-QUALITY THIN GATE OXIDE PREPARED BY ANNEALING LOW-PRESSURE CHEMICAL VAPOR-DEPOSITED SIO2 IN N2O [J].
AHN, J ;
TING, W ;
CHU, T ;
LIN, S ;
KWONG, DL .
APPLIED PHYSICS LETTERS, 1991, 59 (03) :283-285
[2]   Thin oxides with in situ native oxide removal [J].
Chin, A ;
Chen, WJ ;
Chang, T ;
Kao, RH ;
Lin, BC ;
Tsai, C ;
Huang, JCM .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (09) :417-419
[3]   High quality epitaxial Si grown by a simple low pressure chemical vapor deposition at 550 degrees C [J].
Chin, A ;
Lin, BC ;
Chen, WJ .
APPLIED PHYSICS LETTERS, 1996, 69 (11) :1617-1619
[4]   Gate oxide scaling limits and projection [J].
Hu, CM .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :319-322
[5]   Optimization of sub 3 nm gate dielectrics grown by rapid thermal oxidation in a nitric oxide ambient [J].
Kumar, K ;
Chou, AI ;
Lin, C ;
Choudhury, P ;
Lee, JC ;
Lowell, JK .
APPLIED PHYSICS LETTERS, 1997, 70 (03) :384-386
[6]  
LEE SH, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P605, DOI 10.1109/IEDM.1994.383337
[7]   Intrinsic and stress-induced traps in the direct tunneling current of 2.3-3.8nm oxides and unified characterization methodologies of sub-3nm oxides [J].
Liu, CT ;
Ghetti, A ;
Ma, Y ;
Alers, G ;
Chang, CP ;
Cheung, KP ;
Colonell, JI ;
Lai, WYC ;
Pai, CS ;
Liu, R ;
Vaidya, H ;
Clemens, JT .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :85-88
[8]   Light nitrogen implant for preparing thin-gate oxides [J].
Liu, CT ;
Ma, Y ;
Becerro, J ;
Nakahara, S ;
Eaglesham, DJ ;
Hillenius, SJ .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (03) :105-107
[9]   DICHLOROSILANE EFFECTS ON LOW-TEMPERATURE SELECTIVE SILICON EPITAXY [J].
LOU, JC ;
GALEWSKI, C ;
OLDHAM, WG .
APPLIED PHYSICS LETTERS, 1991, 58 (01) :59-61
[10]   BISTABLE CONDITIONS FOR LOW-TEMPERATURE SILICON EPITAXY [J].
MEYERSON, BS ;
HIMPSEL, FJ ;
URAM, KJ .
APPLIED PHYSICS LETTERS, 1990, 57 (10) :1034-1036